Micrel May 2005 – SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE KS8001 MICREL CONFIDENTIAL. DO NOT DISTRIBUTE. 14 Re" />
參數(shù)資料
型號(hào): KS8001LI
廠商: Micrel Inc
文件頁(yè)數(shù): 6/44頁(yè)
文件大?。?/td> 0K
描述: TXRX 10/100 LINKMD 3.3V 48-LQFP
標(biāo)準(zhǔn)包裝: 250
類(lèi)型: 收發(fā)器
驅(qū)動(dòng)器/接收器數(shù): 1/1
規(guī)程: MII,RMII,SMII
電源電壓: 3.14 V ~ 3.47 V
安裝類(lèi)型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 管件
配用: KS8001L-EVAL-ND - EVAL KIT EXPERIMENTAL KS8001L
KS8001
Micrel
May 2005 – SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE
KS8001
MICREL CONFIDENTIAL. DO NOT DISTRIBUTE.
14
Receive Clock (RXC): For 100BASE-TX links, the receive clock is continuously recovered from the line. If the link goes down, and
auto-negotiation is disabled, the receive clock then operates off the master input clock (X1 or TXC). For 10BASE-T links, the receive
clock is recovered from the line while carrier is active, and operates from the master input clock when the line is idle. The KS8001
synchronizes the receive data and control signals on the falling edge of RXC in order to stabilize the signals at the rising edge of the
clock with 10ns setup and hold times.
Transmit Enable: The MAC must assert TXEN at the same time as the first nibble of the preamble, and de-assert TXEN after the
last bit of the packet.
Receive Data Valid: The KS8001 asserts RXDV when it receives a valid packet. Line operating speed and MII mode will determine
timing changes in the following way:
For 100BASE-TX link with the MII in 4B mode, RXDV is asserted from the first nibble of the preamble to the last nibble of
the data packet.
For 10BASE-T links, the entire preamble is truncated. RXDV is asserted with the first nibble of the SFD “ 5D” and remains
asserted until the end of the packet.
Error Signals: Whenever the KS8001 receives an error symbol from the network, it asserts RXER and drives “1110” (4B) on the
RXD pins. When the MAC asserts TXER, the KS8001 will drive “H” symbols (a Transmit Error define in the IEEE 802.3 4B/5B code
group) out on the line to force signaling errors.
Carrier Sense (CRS): For 100TX links, a start-of-stream delimiter, or /J/K symbol pair causes assertion of Carrier Sense (CRS).
An end-of-stream delimiter,or /T/R symbol pair causes de-assertion of CRS. The PMA layer will also de-assert CRS if IDLE symbols
are received without /T/R, yet in this case RXER will be asserted for one clock cycle when CRS is de-asserted. For 10T links, CRS
assertion is based on reception of valid preamble, and de-assertion on reception of an end-of-frame (EOF) marker.
Collision: Whenever the line state is half-duplex and the transmitter and receiver are active at the same time, then the KS8001
asserts its collision signal, which is asynchronous to any clock.
RMII (Reduced MII) Data Interface
RMII interface specifies a low pin count (Reduced) Media Independent Interface (RMII) intended for use between Ethernet PHYs and
Switch or Repeater ASICs. It is fully compliant with IEEE 802.3u [2].
This interface has the following characteristics:
It is capable of supporting 10Mb/s and 100Mb/s data rates
A single clock reference is sourced from the MAC to PHY (or from an external source)
It provides independent 2 bit wide (di-bit) transmit and receive data paths
It uses TTL signal levels, compatible with common digital CMOS ASIC processes
RMII Signal Definition
Signal Name
Direction
(with respect to
the PHY)
Direction
(with respect to
the MAC)
Use
REF_CLK
Input
Input or Output
Synchronous clock reference for receive, transmit and control
interface
CRS_DV
Output
Input
Carrier Sense/Receive Data Valid
RXD[1:0]
Output
Input
Receive Data
TX_EN
Input
Output
Transit Enable
TXD[1:0]
Input
Output
Transit Data
RX_ER
Output
Input
(Not Required)
Receive Error
Note:
Unused MII signals, TXD[3:2], TXER need to be tied to GND when RMII is used
相關(guān)PDF資料
PDF描述
VI-B1Z-IU-B1 CONVERTER MOD DC/DC 2V 80W
NB4N527SMN IC DRVR/RCVR/BUFF/XLATOR 16-QFN
MS27467E17F35PC CONN PLUG 55POS STRAIGHT W/PINS
SL28EB740AZIT IC CLK CK505 TNLCK/TPCLF 56TSSOP
V48B24H250BF CONVERTER MOD DC/DC 24V 250W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KS8001S 功能描述:TXRX 10/100 LINKMD 3.3V 48-SSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,140 系列:AU 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類(lèi)型:表面貼裝 封裝/外殼:14-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:14-SO 包裝:管件 其它名稱(chēng):935267940512AU5790D14AU5790D14-ND
KS8001S TR 功能描述:TXRX 10/100 LINKMD 3.3V 48-SSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,140 系列:AU 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類(lèi)型:表面貼裝 封裝/外殼:14-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:14-SO 包裝:管件 其它名稱(chēng):935267940512AU5790D14AU5790D14-ND
KS8001SI 功能描述:TXRX 10/100 LINKMD 3.3V 48-SSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,140 系列:AU 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類(lèi)型:表面貼裝 封裝/外殼:14-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:14-SO 包裝:管件 其它名稱(chēng):935267940512AU5790D14AU5790D14-ND
KS800A500-1800V Y40KSEA 制造商:LIUJING 制造商全稱(chēng):LIUJING 功能描述:可控硅、晶閘管
KS800A500-1800V Y40KSE 制造商:LIUJING 制造商全稱(chēng):LIUJING 功能描述:可控硅、晶閘管