- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4562 > KS8995MAL (Micrel Inc)IC SWITCH 10/100 5PORT 128PQFP PDF資料下載
參數(shù)資料
| 型號： | KS8995MAL |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 15/73頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SWITCH 10/100 5PORT 128PQFP |
| 標準包裝： | 66 |
| 系列： | * |
| 類型： | * |
| 應用： | * |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-BFQFP |
| 供應商設備封裝： | 128-PQFP（14x20） |
| 包裝： | 散裝 |
| 配用： | 576-1017-ND - BOARD EVAL EXPERIMENT KS8995M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
KS8995MA
Micrel, Inc.
M9999-051305
22
May 2005
Introduction
The KS8995MA contains five 10/100 physical layer transceivers and five media access control (MAC) units with an integrated
Layer 2 managed switch. The device runs in three modes. The first mode is as a five-port integrated switch. The second is
as a five-port switch with the fifth port decoupled from the physical port. In this mode, access to the fifth MAC is provided through
a media independent interface (MII) . This is useful for implementing an integrated broadband router. The third mode uses the
dual MII feature to recover the use of the fifth PHY. This allows the additional broadband gateway configuration, where the fifth
PHY may be accessed through the MII-P5 port.
The KS8995MA has the flexibility to reside in a managed or unmanaged design. In a managed design, a host processor has
complete control of the KS8995MA via the SPI bus, or partial control via the MDC/MDIO interface. An unmanaged design is
achieved through I/O strapping or EEPROM programming at system reset time.
On the media side, the KS8995MA supports IEEE 802.3 10BASE-T, 100BASE-TX on all ports, and 100BASE-FX on ports 4
and 5. The KS8995MA can be used as two separate media converters.
Physical signal transmission and reception are enhanced through the use of patented analog circuitry that makes the design
more efficient and allows for lower power consumption and smaller chip die size.
The major enhancements from the KS8995E to the KS8995MA are support for host processor management, a dual MII
interface, tag as well as port based VLAN, spanning tree protocol support, IGMP snooping support, port mirroring support and
rate limiting functionality.
Functional Overview: Physical Layer Transceiver
100BASE-TX Transmit
The 100BASE-TX transmit function performs parallel-to-serial conversion, 4B/5B coding, scrambling, NRZ-to-NRZI conver-
sion, MLT3 encoding and transmission. The circuit starts with a parallel-to-serial conversion, which converts the MII data from
the MAC into a 125MHz serial bit stream. The data and control stream is then converted into 4B/5B coding followed by a
scrambler. The serialized data is further converted from NRZ-to-NRZI format, and then transmitted in MLT3 current output.
The output current is set by an external 1% 3.01k resistor for the 1:1 transformer ratio. It has a typical rise/fall time of 4ns
and complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot, and timing jitter. The wave-shaped
10BASE-T output is also incorporated into the 100BASE-TX transmitter.
100BASE-TX Receive
The 100BASE-TX receiver function performs adaptive equalization, DC restoration, MLT3-to-NRZI conversion, data and clock
recovery, NRZI-to-NRZ conversion, de-scrambling, 4B/5B decoding, and serial-to-parallel conversion. The receiving side
starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted pair cable. Since the
amplitude loss and phase distortion is a function of the length of the cable, the equalizer has to adjust its characteristics to
optimize the performance. In this design, the variable equalizer will make an initial estimation based on comparisons of
incoming signal strength against some known cable characteristics, then tunes itself for optimization. This is an ongoing
process and can self-adjust against environmental changes such as temperature variations.
The equalized signal then goes through a DC restoration and data conversion block. The DC restoration circuit is used to
compensate for the effect of baseline wander and improve the dynamic range. The differential data conversion circuit converts
the MLT3 format back to NRZI. The slicing threshold is also adaptive.
The clock recovery circuit extracts the 125MHz clock from the edges of the NRZI signal. This recovered clock is then used to
convert the NRZI signal into the NRZ format. The signal is then sent through the de-scrambler followed by the 4B/5B decoder.
Finally, the NRZ serial data is converted to the MII format and provided as the input data to the MAC.
PLL Clock Synthesizer
The KS8995MA generates 125MHz, 42MHz, 25MHz, and 10MHz clocks for system timing. Internal clocks are generated from
an external 25MHz crystal or oscillator.
Scrambler/De-scrambler (100BASE-TX only)
The purpose of the scrambler is to spread the power spectrum of the signal in order to reduce EMI and baseline wander. The
data is scrambled through the use of an 11-bit wide linear feedback shift register (LFSR). This can generate a 2047-bit non-
repetitive sequence. The receiver will then de-scramble the incoming data stream with the same sequence at the transmitter.
100BASE-FX Operation
100BASE-FX operation is very similar to 100BASE-TX operation except that the scrambler/de-scrambler and MLT3 encoder/
decoder are bypassed on transmission and reception. In this mode the auto-negotiation feature is bypassed since there is no
standard that supports fiber auto-negotiation.
100BASE-FX Signal Detection
The physical port runs in 100BASE-FX mode if FXSDx >0.6V for ports 4 and 5 only. This signal is internally referenced to 1.25V.
The fiber module interface should be set by a voltage divider such that FXSDx ‘H’ is above this 1.25V reference, indicating signal
相關PDF資料 |
PDF描述 |
|---|---|
| HSC40DRYS-S93 | CONN EDGECARD 80POS DIP .100 SLD |
| HSC50DRTN-S93 | CONN EDGECARD 100PS DIP .100 SLD |
| HSC50DRTH-S93 | CONN EDGECARD 100PS DIP .100 SLD |
| HSC50DREN-S93 | CONN EDGECARD 100POS .100 EYELET |
| HSC50DREH-S93 | CONN EDGECARD 100POS .100 EYELET |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| KS8995M-EVAL | 功能描述:BOARD EVAL EXPERIMENT KS8995M RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
| KS8995MI | 功能描述:IC SWITCH 10/100 5PORT 128PQFP RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| KS8995X | 功能描述:IC SWITCH 10/100 5PORT 128PQFP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| KS8995X_04 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Integrated 5-Port 10/100 QoS Switch |
| KS8995XA | 功能描述:IC SWITCH 10/100 5PORT 128PQFP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
發(fā)布緊急采購，3分鐘左右您將得到回復。