- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365955 > KU80L188EC-13 16-Bit Microprocessor PDF資料下載
參數(shù)資料
| 型號： | KU80L188EC-13 |
| 元件分類： | 16位微控制器 |
| 英文描述： | 16-Bit Microprocessor |
| 中文描述： | 16位微處理器 |
| 文件頁數(shù)： | 11/57頁 |
| 文件大?。?/td> | 585K |
| 代理商： | KU80L188EC-13 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
80C186EC/188EC, 80L186EC/188EC
Table 2. Pin Descriptions
(Continued)
Pin Name
Pin
Type
Input
Type
Output
States
Pin Description
A18/S5
A17/S4
A16/S3
(A15:8)
I/O
A(L)
H(Z)
R(WH)
I(0)
P(0)
These pins drive address information during the address
phase of the bus cycle. During T2 and T3 these pins drive
status information (which is always 0 on the 80C186EC).
These pins are used as inputs during factory test; driving
these pins low during reset will cause unspecified operation.
On the 80C188EC, A15:8 provide valid address information
for the entire bus cycle.
AD15/CAS2
AD14/CAS1
AD13/CAS0
I/O
S(L)
H(Z)
R(Z)
I(0)
P(0)
These pins are part of the multiplexed ADDRESS and DATA
bus. During the address phase of the bus cycle, address bits
15 through 13 are presented on these pins and can be
latched using ALE. Data information is transferred during the
data phase of the bus cycle. Pins AD15:13/CAS2:0 drive the
82C59 slave address information during interrupt
acknowledge cycles.
AD12:0
(AD7:0)
I/O
S(L)
H(Z)
R(Z)
I(0)
P(0)
These pins provide a multiplexed ADDRESS and DATA bus.
During the address phase of the bus cycle, address bits 0
through 12 (0 through 7 on the 80C188EC) are presented on
the bus and can be latched using ALE. Data information is
transferred during the data phase of the bus cycle.
S2:0
O
D
H(Z)
R(1)
I(1)
P(1)
Bus cycle Status are encoded on these pins to provide bus
transaction information. S2:0 are encoded as follows:
S2
S1
S0
Bus Cycle Initiated
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Interrupt Acknowledge
Read I/O
Write I/O
Processor HALT
Instruction Queue Fetch
Read Memory
Write Memory
Passive (No bus activity)
ALE
O
D
H(0)
R(0)
I(0)
P(0)
Address Latch Enable
output is used to strobe address
information into a transparent type latch during the address
phase of the bus cycle.
BHE
(RFSH)
O
D
H(Z)
R(Z)
I(1)
P(1)
Byte High Enable
output to indicate that the bus cycle in
progress is transferring data over the upper half of the data
bus. BHE and A0 have the following logical encoding:
A0
BHE
Encoding
(for 80C186EC/
80L186EC only)
0
0
1
1
0
1
0
1
Word transfer
Even Byte transfer
Odd Byte transfer
Refresh operation
On the 80C188EC/80L188EC, RFSH is asserted low to
indicate a refresh bus cycle.
NOTE:
Pin names in parentheses apply to the 80C188EC/80L188EC.
11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KU80C186EC13 | MICROPROCESSOR|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| KU80C186EC20 | MICROPROCESSOR|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| KU80C186EC-25 | 16-Bit Microprocessor |
| KU80C188EC13 | MICROPROCESSOR|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| KU80C188EC-13 | 16-Bit Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KU80L188EC16 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| KU80L188EC20 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| KU80L188EC25 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| KU81C51SLAH | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述: |
| KU8230316 | 制造商:INTEL 功能描述:SZ198 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。