![](http://datasheet.mmic.net.cn/370000/L6563A_datasheet_16703460/L6563A_19.png)
L6563 - L6563A
Application information
19/37
Figure 34. Voltage feedforward: squarer-divider (1/V
2
) block diagram and transfer
characteristic
In this way a change of the line voltage will cause an inversely proportional change of the
half sine amplitude at the output of the multiplier (if the line voltage doubles the amplitude of
the multiplier output will be halved and vice versa) so that the current reference is adapted to
the new operating conditions with (ideally) no need for invoking the slow dynamics of the
error amplifier. Additionally, the loop gain will be constant throughout the input voltage
range, which improves significantly dynamic behavior at low line and simplifies loop design.
Actually, deriving a voltage proportional to the RMS line voltage implies a form of integration,
which has its own time constant. If it is too small the voltage generated will be affected by a
considerable amount of ripple at twice the mains frequency that will cause distortion of the
current reference (resulting in high THD and poor PF); if it is too large there will be a
considerable delay in setting the right amount of feedforward, resulting in excessive
overshoot and undershoot of the pre-regulator's output voltage in response to large line
voltage changes. Clearly a trade-off is required.
The device realizes Voltage Feedforward with a technique that makes use of just two
external parts and that limits the feedforward time constant trade-off issue to only one
direction. A capacitor C
FF
and a resistor R
FF
, both connected from the VFF (pin 5) pin to
ground, complete an internal peak-holding circuit that provides a DC voltage equal to the
peak of the rectified sine wave applied on pin MULT (pin 3). R
FF
provides a means to
discharge C
FF
when the line voltage decreases (see
Figure 34
). In this way, in case of
sudden line voltage rise, C
FF
will be rapidly charged through the low impedance of the
internal diode and no appreciable overshoot will be visible at the pre-regulator's output; in
case of line voltage drop C
FF
will be discharged with the time constant R
FF
·C
FF
, which can
be in the hundred ms to achieve an acceptably low steady-state ripple and have low current
distortion; consequently the output voltage can experience a considerable undershoot, like
in systems with no feedforward compensation.
0
1
2
3
4
0
0.5
1
1.5
2
V
FF
=V
MULT
Vcsx
0.5
V
COMP
=4V
Actual
Ideal
5
MULT
3
R5
Rectified mains
R6
"ideal" diode
current
reference
(Vcsx)
9.5V
VFF
C
FF
R
FF
E/A output
(V
COMP
)
-
+
1/V
2
MULTIPLIER
L6563
L6563A