- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19656 > LC51024MV-75FN484C (Lattice Semiconductor Corporation)IC CPLD 1024MACROCELLS 484FPBGA PDF資料下載
參數(shù)資料
| 型號： | LC51024MV-75FN484C |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數(shù)： | 16/99頁 |
| 文件大小： | 0K |
| 描述： | IC CPLD 1024MACROCELLS 484FPBGA |
| 標準包裝： | 60 |
| 系列： | ispXPLD® 5000MV |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時間 tpd(1)： | 7.5ns |
| 電壓電源 - 內(nèi)部： | 3 V ~ 3.6 V |
| 邏輯元件/邏輯塊數(shù)目： | 32 |
| 宏單元數(shù)： | 1024 |
| 輸入/輸出數(shù)： | 317 |
| 工作溫度： | 0°C ~ 90°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 484-BBGA |
| 供應(yīng)商設(shè)備封裝： | 484-FPBGA（23x23） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
19
Table 12. ispXPLD 5000MX Supported I/O Standards
Table 13. Differential Interface Standard Support
1
Control, Clock, sysCONFIG and JTAG Signals
Global clock pins support the same sysIO standards as general purpose I/O. When required the VREF signal is
derived from the adjacent bank. When differential standards are supported two adjacent clock pins are paired to
form the input. The TOE, PROGRAM, CFG0 and DONE pins of the ispXPLD 5000MX device are the only pins that
do not have sysIO capabilities. The JTAG TAP pins support only LVCMOS 3.3, 2.5 and 1.8V standards. The voltage
is controlled by VCCJ. These pins only support the LVTTL and LVCMOS standards applicable to the power supply
voltage of the device. The global reset global output enable pins are associated with Bank 2 and support all of the
sysIO standards.
Hotsocketing
The I/O on the ispXPLD 5000MX devices are well suited for those applications that require hot socketing capability,
when configured as LVCMOS or LVTTL. Hot socketing a device requires that the device, when powered down, can
tolerate active signals on the I/Os and inputs without being damaged. Additionally, it requires that the effects of the
powered-down device be minimal on active signals.
Programmable Drive Strength
The drive strength of I/Os that are programmed as LVCMOS is tightly controlled and can be programmed to a vari-
ety of different values. Thus the impedance an output driver can be closely match to the characteristic impedance
of the line it is driving. This allows users to eliminate the need for external series termination resistors.
sysIO Standard
Nominal VCCO
Nominal VREF
Nominal VTT
LVTTL
3.3V
N/A
LVCMOS-3.3
3.3V
N/A
LVCMOS-2.5
2.5V
N/A
LVCMOS-1.8
1.8V
N/A
PCI 3.3V
3.3V
N/A
AGP-1X
3.3V
N/A
SSTL3, Class I & II
3.3V
1.5V
SSTL2, Class I & II
2.5V
1.25V
CTT 3.3
3.3V
1.5V
CTT 2.5
2.5V
1.25V
HSTL, Class I
1.5V
0.75V
HSTL, Class III
1.5V
0.9V
0.75V
HSTL, Class IV
1.5V
0.9V
0.75V
GTL+
N/A
1.0V
1.5V
LVPECL, Differential
2.5V, 3.3V
N/A
LVDS
2.5V, 3.3V
N/A
sysIO Buffer
LVDS
Driver
Supported
Receiver
Supported with standard termination
LVPECL
Driver
Supported with external resistor network
Receiver
Supported with termination
1. For more information, refer to TN1000 – sysIO Usage Guidelines for Lattice Devices.
SELECT
DEVICES
DISCONTINUED
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MIC5233-3.0BM5 TR | IC REG LDO 3V .1A SOT23-5 |
| ATF1508AS-10AC100 | IC CPLD 128 MACROCELL 100TQFP |
| RSM28DSAS | CONN EDGECARD 56POS R/A .156 SLD |
| GSC65DRES-S13 | CONN EDGECARD 130PS .100 EXTEND |
| ATF1504ASVL-20JC84 | IC CPLD 64MACROCELL LV LP 84PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC51024MV-75FN484I | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 PROGRAM EXPANDED LOG RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| LC51024MV-75FN672C | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 PROGRAM EXPANDED LOG RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| LC51024MV-75FN672I | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 PROGRAM EXPANDED LOG RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| LC51024MV-75Q208C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family |
| LC51024MV-75Q208I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。