<li id="pdv9p"></li>
  • <strong id="pdv9p"></strong>
    1. 參數(shù)資料
      型號(hào): LC72130
      廠商: Sanyo Electric Co.,Ltd.
      英文描述: AM/FM PLL Frequency Synthesizers(AM/FM鎖相環(huán)頻率合成器)
      中文描述: 調(diào)幅/調(diào)頻鎖相環(huán)頻率合成器(調(diào)幅/調(diào)頻鎖相環(huán)頻率合成器)
      文件頁(yè)數(shù): 11/22頁(yè)
      文件大小: 306K
      代理商: LC72130
      Continued from preceding page.
      No. 4973-11/22
      LC72130, 72130M
      No.
      Control block/data
      Functions
      Related data
      DO pin control data
      DOC0, DOC1, DOC2
      Data that determines the DO pin output
      The open state is selected after the power ON reset.
      Note: 1. end-UC: Check for IF counter measurement completion
      When end-UC is set and the IF counter is started (i.e., when CTE is changed
      from zero to one), The DO pin automatically goes to the open state.
      When the IF counter measurement completes, the DO pin goes low to indicate
      the measurement completion state.
      Depending on serial data I/O (CE: high) the DO pin goes to the open state.
      2. Goes to the open state if the I/O pin is specified to be an output port.
      Caution: The state of the DO pin during a data input period (an IN1 or IN2 mode period with CE
      high) will be open, regardless of the state of the DO control data (DOC0 to DOC2).
      Also, the DO pin during a data output period (an OUT mode period with CE high)
      will output the contents of the internal DO serial data in synchronization with the
      CL pin signal, regardless of the state of the DO control data (DOC0 to DOC2).
      Unlock detection data
      UL0, UL1
      Selects the phase error (E) detection width for checking PLL lock.
      A phase error in excess of the specified detection width is seen as an unlocked state.
      Note: In the unlocked state the DO pin goes low and the UL bit in the serial data
      becomes zero.
      Phase comparator
      control data
      DZ0, DZ1
      Controls the phase comparator dead zone.
      Dead zone widths: DZA < DZB < DZC < DZD
      Clock time base
      TBC
      Setting TBC to one causes an 8 Hz, 40% duty clock time base signal to be output
      from the BO1 pin. (BO1 data is invalid in this mode.)
      Charge pump control data
      DLC
      Forcibly controls the charge pump output.
      Note: If deadlock occurs due to the VCO control voltage (Vtune) going to zero and the VCO
      oscillator stopping, deadlock can be cleared by forcing the charge pump output to
      low and setting Vtune to V
      CC
      . (This is the deadlock clearing circuit.)
      (6)
      (7)
      (8)
      (9)
      (10)
      UL0, UL1,
      CTE,
      IOC1, IOC2
      DOC0,
      DOC1,
      DOC2
      BO1
      DOC2
      DOC1
      DOC0
      DO pin state
      0
      0
      0
      0
      0
      0
      1
      1
      0
      1
      0
      1
      Open
      Low when the unlock state is detected
      end-UC
      *
      1
      Open
      1
      1
      1
      1
      0
      0
      1
      1
      0
      1
      0
      1
      Open
      The IO1 pin state
      *
      2
      The IO2 pin state
      *
      2
      Open
      UL1
      UL0
      E detection width
      Detector output
      0
      0
      Stopped
      Open
      0
      1
      0
      E is output directly
      1
      0
      ±0.55 μs
      E is extended by 1 to 2 ms
      1
      1
      ±1.11 μs
      E is extended by 1 to 2 ms
      DZ1
      DZ0
      Dead zone mode
      0
      0
      DZA
      0
      1
      DZB
      1
      0
      DZC
      1
      1
      DZD
      DLC
      Charge pump output
      0
      Normal operation
      1
      Forced low
      Continued on next page.
      相關(guān)PDF資料
      PDF描述
      LC72131 AM/FM PLL Frequency Synthesizers(AM/FM鎖相環(huán)頻率合成器)
      LC72132 AM/FM PLL Frequency Synthesizers(AM/FM鎖相環(huán)頻率合成器)
      LC72133M PLL Frequency Synthesizer for Electronic Tuning(用于電子調(diào)諧的鎖相環(huán)頻率合成器)
      LC72134M Dual PLL Frequency Synthesizer for FM Tuner Systems(用于FM調(diào)諧器的雙鎖相環(huán)頻率合成器)
      LC72135M PLL Frequency Synthesizer for Electronic Tuning(用于電子調(diào)諧的鎖相環(huán)頻率合成器)
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      LC72130-D-E 制造商:ON Semiconductor 功能描述:PLL FREQUENCY SYNTHESIZER - Ammo Pack 制造商:ON Semiconductor 功能描述:FNFLD / PLL FREQUENCY SYNTHESIZER
      LC72130-E 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
      LC72130M 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:AM/FM PLL Frequency Synthesizer
      LC72131 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:AM/FM PLL Frequency Synthesizer
      LC72131D 制造商:Panasonic Industrial Company 功能描述:IC