- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄43903 > LC72131M PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20 PDF資料下載
參數(shù)資料
| 型號(hào)： | LC72131M |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20 |
| 封裝： | MFP20 |
| 文件頁數(shù)： | 20/23頁 |
| 文件大?。?/td> | 405K |
| 代理商： | LC72131M |
Pin Functions
No. 4921-6/23
LC72131, 72131M
Pin No.
Symbol
(MFP pin Nos. are
Type
Functions
Circuit configuration
in parentheses.)
XIN
XOUT
FMIN
AMIN
CE
CL
DI
DO
VDD
1 (1)
22 (20)
16 (14)
15 (13)
3 (2)
5 (4)
4 (3)
6 (5)
17 (15)
Xtal OSC
Local oscillator
signal input
Local oscillator
signal input
Chip enable
Clock
Data input
Data output
Power supply
Crystal resonator connection
(4.5/7.2 MHz)
FMIN is selected when the serial data input DVS bit is
set to 1.
The input frequency range is from 10 to 160 MHz.
The input signal passes through the internal divide-by-
two prescaler and is input to the swallow counter.
The divisor can be in the range 272 to 65535. However,
since the signal has passed through the divide-by-two
prescaler, the actual divisor is twice the set value.
AMIN is selected when the serial data input DVS bit is
set to 0.
When the serial data input SNS bit is set to 1:
— The input frequency range is 2 to 40 MHz.
— The signal is directly input to the swallow counter.
— The divisor can be in the range 272 to 65535, and
the divisor used will be the value set.
When the serial data input SNS bit is set to 0:
— The input frequency range is 0.5 to 10 MHz.
— The signal is directly input to a 12-bit programmable
divider.
— The divisor can be in the range 4 to 4095, and the
divisor used will be the value set.
Set this pin high when inputting (DI) or outputting (DO)
serial data.
Used as the synchronization clock when inputting (DI) or
outputting (DO) serial data.
Inputs serial data transferred from the controller to the
LC72131.
Outputs serial data transferred from the LC72131 to the
controller.
The content of the output data is determined by the
serial data DOC0 to DOC2.
The LC72131 power supply pin (VDD = 4.5 to 5.5 V)
The power on reset circuit operates when power is first
applied.
Continued on next page.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC72134M | PLL FREQUENCY SYNTHESIZER, 160 MHz, PDSO24 |
| LC72135M | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20 |
| LC72136NM | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 |
| LC72140M | PLL FREQUENCY SYNTHESIZER, 160 MHz, PDSO24 |
| LC72140 | PLL FREQUENCY SYNTHESIZER, 160 MHz, PDIP24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC72131MDTRM | 制造商:Panasonic Industrial Company 功能描述:IC |
| LC72132 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:AM/FM PLL Frequency Synthesizer |
| LC72132M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:AM/FM PLL Frequency Synthesizer |
| LC72133M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning |
| LC72133M_11 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。