- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358762 > LC75010W (Sanyo Electric Co.,Ltd.) 16-bit fixed point DSP with Flash PDF資料下載
參數(shù)資料
| 型號： | LC75010W |
| 廠商： | Sanyo Electric Co.,Ltd. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 16-bit fixed point DSP with Flash |
| 中文描述： | 具有閃存的 16 位定點 DSP |
| 文件頁數(shù)： | 5/12頁 |
| 文件大?。?/td> | 128K |
| 代理商： | LC75010W |
No. N7349-5/12
LC75010W
Pin Functions
Pin No.
Pin name
Input/Output (I/O)
Function
97
AINRP1
I
Analog BTL input (Rch +)
94
AINRN1
I
Analog BTL input (Rch -)
77
AINLP1
I
Analog BTL input (Lch +)
80
AINLN1
I
Analog BTL input (Lch -)
89
AINRP2
I
Analog OTL input1 (Rch +)
85
AINLP2
I
Analog OTL input1 (Lch +)
92
AINRP3
I
Analog OTL input2 (Rch +)
82
AINLP3
I
Analog OTL input2 (Lch +)
93
AINRP4
I
Analog OTL input3 (Rch +)
81
AINLP4
I
Analog OTL input3 (Lch +)
Standby mode (active low)
Setting the PWDB pin to the low level sets the LC75010W to standby mode (also know as "power
down mode").
In standby mode, the DSP system clock and the crystal oscillator are stopped and the whole
LC75010W goes to the stopped state. This pin must be held at the high level during normal
operation.
34
PWDB
I
Reset (active low)
A reset is normally applied at power on, after recovering from a temporary power outage, and after
returning from standby mode ("power down mode").
35
RSTB
I
Interrupt (active low) (Software clip input (0/1))
Provides feedback control to the DSP to prevent clipping when an overflow occurs in the amplifier
output.
40
INTB
I
10
TEST0
I/O
Test pin
11
TEST1
I/O
Test pin
12
TEST2
I/O
Test pin
13
TEST3
I/O
Test pin
14
TEST4
I/O
Test pin
17
TEST5
I/O
Test pin
18
TEST6
I/O
Test pin
19
TEST7
I/O
Test pin
20
TEST8
I/O
Test pin
21
TEST9
I/O
Test pin
22
TEST10
I/O
Test pin
41
TEST11
I/O
Test pin
44
TEST12
I/O
Test pin
45
TEST13
I/O
Test pin
46
TEST14
I/O
Test pin
49
XIN
I
Crystal input (384 fs = 16.9344 MHz) (fs = 44.1 kHz)
50
XOUT
O
Crystal output
27
VCO
I
VCO control
28
PDO
O
Charge pump output
36
CE
I
CCB enable
37
CL
I
CCB clock
38
DI
I
Data in
39
DO
O
Data out
CCB ready monitor
Outputs the state of the DSP CCB receive buffer.
A low-level output from the BUSY pin indicates that the buffer is empty.
A high-level output indicates that command data is present in the receive buffer.
33
BUSY
O
74
VFLO
O
Volume front Lch output
73
VFLI
I
Volume front Lch input
71
VFRO
O
Volume front Rch output
70
VFRI
I
Volume front Rch input
58
VRLO
O
Volume rear Lch output
59
VRLI
I
Volume rear Lch input
55
VRRO
O
Volume rear Rch output
56
VRRI
I
Volume rear Rch input
Continued on next page.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC750512E | CMOS IC Audistry support Audio DSP |
| LC75051E | CMOS IC Lip-Sync Enabling Audio DSP |
| LC7522 | ELECTORONIC VOLUME CONTROL FOR GRAPHIC EQUALIZER |
| LC7527 | Graphic Equalizer System |
| LC7527E | Graphic Equalizer System |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC750241E-E | 制造商:ON Semiconductor 功能描述:AUDIO DSP - Trays |
| LC75024-A-E | 功能描述:音頻 DSP RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube |
| LC75024E-E | 制造商:ON Semiconductor 功能描述:AUDIO DSP - Trays |
| LC-750-50 | 制造商:CANADIAN SHUNT 功能描述:750A/50MV SHUNT |
| LC750512E | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:CMOS IC Audistry support Audio DSP |
發(fā)布緊急采購，3分鐘左右您將得到回復。