參數(shù)資料
型號: LC75010W
廠商: SANYO SEMICONDUCTOR CO LTD
元件分類: 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP100
封裝: 14 X 14 MM, SQFP-100
文件頁數(shù): 12/12頁
文件大小: 128K
代理商: LC75010W
No. N7349-9/12
LC75010W
tCL
tEH
tES
tHD
tSU
Old
New
tLC
tDH
tDC
tEL
tCH
When CL is stopped at the low level
VIL
VIH
VIH
VIL
DO
CL
DI
CE
tCL
tEH
tES
tHD
tSU
Old
New
tLC
tDH
tDC
tEL
tCH
When CL is stopped at the high level
VIL
VIH
VIL
VIH
DO
Internal
data latch
CL
DI
CE
Internal
data latch
Serial Data Timing
CL: Normally high
CL: Normally low
Reset Timing
After power has been applied, and after crystal oscillator operation and PLL circuit operation have stabilized, a reset must
be applied at the point that the Vref voltages (Vref1, Vref2, and Vref3) exceed the minimum level of 2.35 V. The reset
period must be set up to include a period of at least 0.5 s during which the reset signal is held fixed at the low level.
Audio processing (audio input/audio output) cannot be performed during the A/D converter calibration period (100 ms),
which directly follows the reset.
Note on Changes to the DSP Core Main Clock
The LC75010W DSP core main clock can be switched by setting the TEST8 pin either low or high as shown below.
TEST8
DSP core main clock (Crystal oscillator: 16.9344 MHz)
Low (DVSS)
38.1024 MHz
High (DVDD 3.3)
40.2192 MHz
相關(guān)PDF資料
PDF描述
LC75010W SPECIALTY CONSUMER CIRCUIT, PQFP100
LC75100M SPECIALTY CONSUMER CIRCUIT, PDSO36
LC75100M SPECIALTY CONSUMER CIRCUIT, PDSO36
LC7527E 2 CHANNEL(S), EQUALIZER CIRCUIT, PQFP64
LC75281E 2 CHANNEL(S), EQUALIZER CIRCUIT, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LC750241E-E 制造商:ON Semiconductor 功能描述:AUDIO DSP - Trays
LC75024-A-E 功能描述:音頻 DSP RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
LC75024E-E 制造商:ON Semiconductor 功能描述:AUDIO DSP - Trays
LC-750-50 制造商:CANADIAN SHUNT 功能描述:750A/50MV SHUNT
LC750512E 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:CMOS IC Audistry support Audio DSP