
3-26
DC and Switching Characteristics
LatticeECP/EC Family Data Sheet
Lattice Semiconductor
Switching Test Conditions
Figure 3-14 shows the output test load that is used for AC testing. The speci
fi
c values for resistance, capacitance,
voltage, and other test conditions are shown in Table 3-5.
Figure 3-14. Output Test Load, LVTTL and LVCMOS Standards
Table 3-5. Test Fixture Required Components, Non-Terminated Interfaces
Test Condition
R
1
C
L
Timing Ref.
V
T
—
—
—
—
—
V
OL
V
OH
V
OL
V
OH
LVTTL and other LVCMOS settings (L -> H, H -> L)
∞
0pF
LVCMOS 3.3 = 1.5V
LVCMOS 2.5 = V
CCIO
/2
LVCMOS 1.8 = V
CCIO
/2
LVCMOS 1.5 = V
CCIO
/2
LVCMOS 1.2 = V
CCIO
/2
V
CCIO
/2
V
CCIO
/2
V
OH
- 0.15
V
OL
+ 0.15
LVCMOS 2.5 I/O (Z -> H)
LVCMOS 2.5 I/O (Z -> L)
LVCMOS 2.5 I/O (H -> Z)
LVCMOS 2.5 I/O (L -> Z)
Note: Output test conditions for all other interfaces are determined by the respective standards.
188
0pF
DUT
V
T
R1
CL*
Test Point
*CL Includes Test Fixture and Probe Capacitance