
3-18
DC and Switching Characteristics
LatticeECP/EC Family Data Sheet
Lattice Semiconductor
EBR Memory Timing Diagrams
Figure 3-9. Read/Write Mode (Normal)
Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.
Figure 3-10. Read/Write Mode with Input and Output Registers
A0
A1
A0
A1
D0
D1
DOA
A0
t
ACCESS
t
ACCESS
t
SU
t
H
D0
D1
D0
DIA
ADA
WEA
CSA
CLKA
A0
A1
A0
A0
D0
D1
D0
D0
DOA
output is only updated during a read cycle
A1
D1
D0
D1
Mem(n) data from previous read
Mem(n) data from previous read
DIA
ADA
WEA
CSA
CLKA
DOA
DOA (Regs)
t
SU
t
H
t
ACCESS
t
ACCESS