參數(shù)資料
型號: LFEC6E-5F484C
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: FPGA
英文描述: 30V N-Channel PowerTrench MOSFET
中文描述: FPGA, 768 CLBS, 6100 GATES, 420 MHz, PBGA484
封裝: 23 X 23 MM, FPBGA-484
文件頁數(shù): 60/117頁
文件大?。?/td> 557K
代理商: LFEC6E-5F484C
3-24
DC and Switching Characteristics
LatticeECP/EC Family Data Sheet
Lattice Semiconductor
Rev F 0.18
Figure 3-13. sysCONFIG SPI Port Sequence
t
SUSPI
t
HSPI
SOSPI Data Setup Time Before CCLK
SOSPI Data Hold Time After CCLK
7
2
ns
ns
Master Clock Frequency
Selected
value -30%
40
Selected
value +30%
60
MHz
Duty Cycle
%
LatticeECP/EC sysCONFIG Port Timing Speci
fi
cations (Continued)
Over Recommended Operating Conditions
Parameter
Description
Min
Max
Units
VCC
t
ICFG
t
CSCCLK
t
SOE
t
SOCDO
D6
t
CSPID
t
CSSPI
t
CFGX
t
DINT
t
DPPINT
PROGRAMN
DONE
INITN
CSSPIN
CCLK
SISPI/BUSY
D7/SPID0
D7
D5 D4 D3 D2 D1 D0
XXX
Valid Bitstream
Clock 127
Clock 128
0 1 2 3 4 5 6 7
0
t
PRGM
Capture
CFGx
Capture
OPCODE
t
DPPDONE
相關(guān)PDF資料
PDF描述
LFEC6E-5F484I Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TVSOP -40 to 85
LFEC6E-5F900I Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TVSOP -40 to 85
LFEC6E-5T100C Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TVSOP -40 to 85
LFEC6E-5T100I Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-SOIC -40 to 85
LFECP33E-4F256I 12-Bit, 400 kSPS ADC, Serial Out, TMS320 Compatible (up to 10MHz), Single Ch. Pseudo-differential 8-SOIC -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFEC6E-5F484I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC6E-5F672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC6E-5F672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC6E-5F900C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC6E-5F900I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet