參數(shù)資料
型號(hào): LFECP1E-5T100I
廠商: Lattice Semiconductor Corporation
英文描述: LatticeECP/EC Family Data Sheet
中文描述: LatticeECP / EC的系列數(shù)據(jù)手冊(cè)
文件頁(yè)數(shù): 64/117頁(yè)
文件大?。?/td> 557K
代理商: LFECP1E-5T100I
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)當(dāng)前第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)
4-2
Pinout Information
Lattice Semiconductor
LatticeECP/EC Family Data Sheet
TDI
I
Test Data in pin. Used to load data into device using 1149.1 state machine.
After power-up, this TAP port can be activated for con
fi
guration by sending
appropriate command. (Note: once a con
fi
guration port is selected it is
locked. Another con
fi
guration port cannot be selected until the power-up
sequence). Pull-up is enabled during con
fi
guration.
Output pin. Test Data out pin used to shift data out of device using 1149.1.
V
CCJ
- The power supply pin for JTAG Test Access Port.
TDO
V
CCJ
Con
fi
guration Pads
(used during sysCONFIG)
O
CFG[2:0]
I
Mode pins used to specify con
fi
guration modes values latched on rising edge
of INITN. During con
fi
guration, a pull-up is enabled. These are dedicated
pins.
Open Drain pin. Indicates the FPGA is ready to be con
fi
gured. During con
fi
g-
uration, a pull-up is enabled. It is a dedicated pin.
Initiates con
fi
guration sequence when asserted low. This pin always has an
active pull-up. This is a dedicated pin.
Open Drain pin. Indicates that the con
fi
guration sequence is complete, and
the startup sequence is in progress. This is a dedicated pin.
Con
fi
guration Clock for con
fi
guring an FPGA in sysCONFIG mode.
Read control command in SPI3 or SPIX mode.
sysCONFIG chip select (Active low). During con
fi
guration, a pull-up is
enabled.
sysCONFIG chip select (Active low). During con
fi
guration, a pull-up is
enabled.
Write Data on Parallel port (Active low).
sysCONFIG Port Data I/O.
Output for serial con
fi
guration data (rising edge of CCLK) when using
sysCONFIG port.
Input for serial con
fi
guration data (clocked with CCLK) when using sysCON-
FIG port. During con
fi
guration, a pull-up is enabled.
INITN
I/O
PROGRAMN
I
DONE
I/O
CCLK
BUSY/SISPI
I/O
I/O
CSN
I
CS1N
I
WRITEN
D[7:0]/SPID[0:7]
I
I/O
DOUT/CSON
O
DI/CSSPIN
I
Signal Descriptions (Cont.)
Signal Name
I/O
Descriptions
相關(guān)PDF資料
PDF描述
LFECP1E-5T144C 12-Bit 66 kSPS ADC Ser. Out, Pgrmable MSB/LSB First, Pgrmable Power Down/Output Data Length, 11 Ch 20-CDIP -55 to 125
LFECP1E-5T144I LatticeECP/EC Family Data Sheet
LFECP20E-3F256C LinCMOS(TM) Quad Operational Amplifier 14-SOIC
LFECP20E-3F256I LatticeECP/EC Family Data Sheet
LFECP20E-3F484C LinCMOS(TM) Quad Operational Amplifier 14-PDIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFECP1E-5T144C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP1E-5T144I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP20 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP20E-3F256C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP20E-3F256I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet