
2-2
Architecture
Lattice Semiconductor
LatticeECP/EC Family Data Sheet
Figure 2-1. Simplified Block Diagram, LatticeECP/EC Device (Top Level)
Figure 2-2. Simplified Block Diagram, LatticeECP-DSP Device (Top Level)
Programmable I/O Cell
(PIC) includes sysIO
Interface
sysCONFIG Programming
Port (includes dedicated
and dual use pins)
Programmable
Functional Unit (PFU)
sysCLOCK PLL
PFF (PFU without
RAM)
JTAG Port
sysMEM Embedded
Block RAM (EBR)
Programmable I/O Cell
(PIC) includes sysIO
Interface
sysCONFIG Programming
Port (includes dedicated
and dual use pins)
Programmable
Functional Unit (PFU)
sysDSP Block
sysCLOCK PLL
PFF (Fast PFU
without RAM/ROM)
JTAG Port
sysMEM Embedded
Block RAM (EBR)