Figure 3-12. sysCONFIG Parallel Port Read Cycle Figure 3-13. sysCONFIG" />
參數(shù)資料
型號: LFECP6E-5QN208C
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 123/163頁
文件大小: 0K
描述: IC FPGA 6.1KLUTS 208PQFP
標準包裝: 24
系列: ECP
邏輯元件/單元數(shù): 6100
RAM 位總計: 94208
輸入/輸出數(shù): 147
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 208-BFQFP
供應商設備封裝: 208-PQFP(28x28)
3-26
DC and Switching Characteristics
LatticeECP/EC Family Data Sheet
Figure 3-12. sysCONFIG Parallel Port Read Cycle
Figure 3-13. sysCONFIG Parallel Port Write Cycle
CCLK
1
CS1N
CSN
WRITEN
BUSY
D[0:7]
t
SUCS
t
HCS
t
SUWD
t
CORD
t
DCB
t
HWD
t
BSCYC
t
BSCH
t
BSCL
1. In Master Parallel Mode the FPGA provides CCLK. In Slave Parallel Mode the external device provides CCLK.
Byte 0
Byte 1
Byte 2
Byte n
CCLK
1
CS1N
CSN
WRITEN
BUSY
D[0:7]
t
SUCS
t
HCS
t
SUWD
t
HCBDI
t
DCB
t
HWD
t
BSCYC
t
BSCH
t
BSCL
t
SUCBDI
Byte 0
Byte 1
Byte 2
Byte n
1. In Master Parallel Mode the FPGA provides CCLK. In Slave Parallel Mode the external device provides CCLK.
相關PDF資料
PDF描述
ACM43DRYS CONN EDGECARD 86POS DIP .156 SLD
ACM44DRYN CONN EDGECARD 88POS DIP .156 SLD
MIC5330-SGYML TR IC REG LDO 3.3V/1.8V .3A 8-MLF
ACM44DRYH CONN EDGECARD 88POS DIP .156 SLD
AYM36DRSN CONN EDGECARD 72POS DIP .156 SLD
相關代理商/技術參數(shù)
參數(shù)描述
LFECP6E-5QN208I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP6E-5T100C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP6E-5T100I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP6E-5T144C 功能描述:FPGA - 現(xiàn)場可編程門陣列 6.1 LUT 97 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFECP6E-5T144I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet