- 您現在的位置：買賣IC網 > PDF目錄225025 > RC28F160C3TC90 (INTEL CORP) 1M X 16 FLASH 3V PROM, 90 ns, PBGA64 PDF資料下載
參數資料
| 型號： | RC28F160C3TC90 |
| 廠商： | INTEL CORP |
| 元件分類： | PROM |
| 英文描述： | 1M X 16 FLASH 3V PROM, 90 ns, PBGA64 |
| 封裝： | BGA-64 |
| 文件頁數： | 33/72頁 |
| 文件大小： | 1083K |
| 代理商： | RC28F160C3TC90 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
Intel Advanced+ Boot Block Flash Memory (C3)
Datasheet
Intel Advanced+ Boot Block Flash Memory (C3)
May 2005
Order Number: 290645, Revision: 023
39
9.0
Device Operations
The Intel Advanced+ Boot Block Flash Memory (C3) device uses a CUI and automated
algorithms to simplify Program and Erase operations. The CUI allows for 100% CMOS-level
control inputs and fixed power supplies during erasure and programming.
The internal WSM completely automates Program and Erase operations while the CUI signals the
start of an operation and the Status Register reports device status. The CUI handles the WE#
interface to the data and address latches as well as system status requests during WSM operation.
9.1
Bus Operations
The Intel Advanced+ Boot Block Flash Memory (C3) device performs read, program, and erase
operations in-system through the local CPU or microcontroller. Four control pins (CE#, OE#,
WE#, and RP#) manage the data flow in and out of the flash device. Table 20 on page 39
summarizes these bus operations.
9.1.1
Read
When performing a read cycle, CE# and OE# must be asserted; WE# and RP# must be deasserted.
CE# is the device selection control; when active low, it enables the flash memory device. OE# is
the data output control; when low, data is output on DQ[15:0]. See Figure 9, “Read Operation
9.1.2
Write
A write cycle occurs when both CE# and WE# are low; RP# and OE# are high. Commands are
issued to the Command User Interface (CUI). The CUI does not occupy an addressable memory
location. Address and data are latched on the rising edge of the WE# or CE# pulse, whichever
occurs first. See Figure 10, “Write Operations Waveform” on page 32.
9.1.3
Output Disable
With OE# at a logic-high level (VIH), the device outputs are disabled. DQ[15:0] are placed in a
high-impedance state.
Table 20.
Bus Operations
Mode
RP#
CE#
OE#
WE#
DQ[15:0]
Read
VIH
VIL
VIH
DOUT
Write
VIH
VIL
VIH
VIL
DIN
Output Disable
VIH
VIL
VIH
High-Z
Standby
VIH
XX
High-Z
Reset
VIL
XX
X
High-Z
Note:
X = Don’t Care (VIL or VIH)
相關PDF資料 |
PDF描述 |
|---|---|
| RC28F160C3BD70 | 1M X 16 FLASH 3V PROM, 70 ns, PBGA64 |
| RC4194K | DUAL OUTPUT, ADJUSTABLE MIXED REGULATOR, MBFM9 |
| RM4194K | DUAL OUTPUT, ADJUSTABLE MIXED REGULATOR, MBFM9 |
| RC4194D | DUAL OUTPUT, ADJUSTABLE MIXED REGULATOR, CDIP14 |
| RM4194D/883B | DUAL OUTPUT, ADJUSTABLE MIXED REGULATOR, CDIP14 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| RC28F160C3TD70 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Advanced+ Boot Block Flash Memory (C3) |
| RC28F160C3TD70A | 功能描述:IC FLASH 16MBIT 70NS 64BGA RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應商設備封裝:48-TSOP 包裝:托盤 |
| RC28F160C3TD70B | 制造商:Micron Technology Inc 功能描述:16MB, ARMAGOSA EBGA 3.0 |
| RC28F256J3A-110 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Memory (J3) |
| RC28F256J3A-115 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Memory (J3) |
發(fā)布緊急采購，3分鐘左右您將得到回復。