- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358795 > LH52258A (Sharp Corporation) CMOS 32K x 8 Static RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | LH52258A |
| 廠商： | Sharp Corporation |
| 英文描述： | CMOS 32K x 8 Static RAM |
| 中文描述： | 32K的× 8的CMOS靜態(tài)RAM |
| 文件頁(yè)數(shù)： | 6/9頁(yè) |
| 文件大小： | 77K |
| 代理商： | LH52258A |
TIMING DIAGRAMS – READ CYCLE
Read Cycle No. 1
Chip is in Read Mode: W is HIGH, E is LOW and G is
LOW. Read cycle timing is referenced from when all
addresses are stable until the first address transition.
Crosshatched portion of Data Out implies that data lines
are in the Low-Z state but the data is not guaranteed to
be valid until t
AA
.
Read Cycle No. 2
Chip is in Read Mode: W is HIGH. Timing illustrated
for the case when addresses are valid before E goes
LOW. Data Out is not specified to be valid until t
EA
or t
GA
,
but may become valid as soon as t
ELZ
or t
GLZ
. Outputs
will transition from High-Z to Valid Data Out. Valid data will
be present following t
GA
only if t
EA
timing is met.
t
RC
VALID ADDRESS
t
AA
t
OH
VALID DATA
ADDRESS
DQ
52258A-5
PREVIOUS DATA
Figure 5. Read Cycle No. 1
VALID DATA
E
DQ
t
RC
t
ELZ
t
GHZ
52258A-6
G
t
EHZ
t
EA
t
PU
SUPPLY
CURRENT
t
PD
t
GLZ
t
GA
Figure 6. Read Cycle No. 2
LH52258A
CMOS 32K
×
8 Static RAM
6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LH525C2T | 256K SRAM |
| LH525C9N | 256K SRAM |
| LH525CL2 | 256K SRAM |
| LH525CL9 | 256K SRAM |
| LH5268A | CMOS 64K (8K x 8) Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LH52258AD-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| LH52258AD-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| LH52258AD-25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| LH52258AD-30 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| LH52258AK-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。