- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30744 > LM1882-RP (NATIONAL SEMICONDUCTOR CORP) SPECIALTY CONSUMER CIRCUIT, PDIP20 PDF資料下載
參數(shù)資料
| 型號(hào)： | LM1882-RP |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PDIP20 |
| 封裝： | PLASTIC, DIP-20 |
| 文件頁數(shù)： | 14/19頁 |
| 文件大?。?/td> | 383K |
| 代理商： | LM1882-RP |
Signal Specification (Continued)
posed because during interlace operation this value is inter-
nally divided by 2 in order to generate serration and equal-
ization pulses at 2 x the horizontal frequency. Horizontal
signals will change on the falling edge of the CLOCK signal.
Signal specifications are shown below.
Horizontal Period (HPER)
=
REG(4) x ckper
Horizontal Blanking Width:
= [REG(3) 1] x ckper
Horizontal Sync Width:
=
[REG(2) REG(1)] x ckper
Horizontal Front Porch:
=
[REG(1) 1] x ckper
VERTICAL SYNC AND BLANK SPECIFICATION
All vertical signals are defined in terms of number of lines per
frame. This is true in both interlaced and noninterlaced
modes of operation. Care must be taken to not specify the
Vertical Registers in terms of lines per field. Since the first
CLOCK edge, CLOCK #1, causes the first falling edge of the
Vertical Blank (first Horizontal Blank) reference pulse, edges
referenced to this first edge aren+1 lines away, where “n”
is the width of the timing in question. Registers 5, 6, and 7
are programmed in this manner. Also, in the interlaced
mode, vertical timing is based on half-lines. Therefore regis-
ters 5, 6, and 7 must contain a value twice the total horizontal
(odd
and
even)
plus
1
(as
described
above).
In
non-interlaced mode, all vertical timing is based on
whole-lines. Register 8 is always based on whole-lines and
does not add 1 for the first clock. The vertical counter starts
at the value of 1 and counts until the value of VMAX. No re-
strictions exist on the values placed in the vertical registers.
Vertical Blank will change on the leading edge of HBLANK.
Vertical Sync will change on the leading edge of HSYNC.
(See
Figure 2.)
Vertical Frame Period (VPER) = REG(8) x hper
Vertical Field Period (VPER/n) = REG(8) x hper/n
Vertical Blanking Width = [REG(7) 1] x hper/n
Vertical Syncing Width = [REG(6) REG(5)] x hper/n
Vertical Front Porch = [REG(5) 1] x hper/n
where
n = 1 for noninterlaced
n = 2 for interlaced
COMPOSITE SYNC AND BLANK SPECIFICATION
Composite Sync and Blank signals are created by logically
ANDing (ORing) the active LOW (HIGH) signals of the corre-
sponding vertical and horizontal components of these sig-
nals. The Composite Sync signal may also include serration
and/or equalization pulses. The Serration pulse interval oc-
curs in place of the Vertical Sync interval. Equalization
pulses occur preceding and/or following the Serration
pulses. The width and location of these pulses can be pro-
grammed through the registers shown below. (See
Figure 3.)
Horizontal Equalization PW = [REG(9) REG(1)] x ckper
REG 9 = (HFP) + (HEQP) + 1
Horizontal Serration PW:
=
[REG(4)/n
+
REG(1)
REG(10)] x ckper
REG
10
=
(HFP)
+
(HPER/2) (HSERR) + 1
Where
n
=
1
for
noninterlaced
single
serration/
equalization
n
=
2
for
noninterlaced
double
serration/
equalization
n = 2 for interlaced operation
DS100232-4
FIGURE 1. Horizontal Waveform Specification
www.national.com
4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LM1882-RS | SPECIALTY CONSUMER CIRCUIT, PDSO20 |
| LM1882D | SPECIALTY CONSUMER CIRCUIT, CDIP20 |
| LM1882L | SPECIALTY CONSUMER CIRCUIT, CQCC20 |
| LM1882P | SPECIALTY CONSUMER CIRCUIT, PDIP20 |
| LM1882S | SPECIALTY CONSUMER CIRCUIT, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LM1884 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:TV STEREO DECODER |
| LM1884N | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:TV STEREO DECODER |
| LM1886 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:TV Video Matrix D to A |
| LM1886N | 制造商:Texas Instruments 功能描述: |
| LM1886N/B+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Color Encoder Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。