- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30744 > LM1882RE/883 (NATIONAL SEMICONDUCTOR CORP) SPECIALTY CONSUMER CIRCUIT, CQCC20 PDF資料下載
參數(shù)資料
| 型號： | LM1882RE/883 |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, CQCC20 |
| 封裝： | CERAMIC, LCC-20 |
| 文件頁數(shù)： | 11/16頁 |
| 文件大?。?/td> | 236K |
| 代理商： | LM1882RE/883 |
Signal Specification (Continued)
TLF10137 – 4
FIGURE 1 Horizontal Waveform Specification
limitation is imposed because during interlace operation this
value is internally divided by 2 in order to generate serration
and equalization pulses at 2 c the horizontal frequency
Horizontal signals will change on the falling edge of the
CLOCK signal Signal specifications are shown below
Horizontal Period (HPER)
e
REG(4) c ckper
Horizontal Blanking Width e REG(3) b 1 c ckper
Horizontal Sync Width
e
REG(2) b REG(1) c ckper
Horizontal Front Porch
e
REG(1) b 1 c ckper
VERTICAL SYNC AND BLANK SPECIFICATION
All vertical signals are defined in terms of number of lines
per frame This is true in both interlaced and noninterlaced
modes of operation Care must be taken to not specify the
Vertical Registers in terms of lines per field Since the first
CLOCK edge CLOCK
1 causes the first falling edge of
the Vertical Blank (first Horizontal Blank) reference pulse
edges referenced to this first edge are n a 1 lines away
where ‘‘n’’ is the width of the timing in question Registers 5
6 and 7 are programmed in this manner Also in the inter-
laced mode vertical timing is based on half-lines Therefore
registers 5 6 and 7 must contain a value twice the total
horizontal (odd and even) plus 1 (as described above) In
non-interlaced mode all vertical timing is based on whole-
lines Register 8 is always based on whole-lines and does
not add 1 for the first clock The vertical counter starts at
the value of 1 and counts until the value of VMAX No re-
strictions exist on the values placed in the vertical registers
Vertical Blank will change on the leading edge of HBLANK
Vertical Sync will change on the leading edge of HSYNC
(See
Figure 2A )
Vertical Frame Period (VPER) e REG(8) c hper
Vertical Field Period (VPERn) e REG(8) c hpern
Vertical Blanking Width e REG(7) b 1 c hpern
Vertical Syncing Width e REG(6) b REG(5) c hpern
Vertical Front Porch e REG(5) b 1 c hpern
where n e 1 for noninterlaced
n e 2 for interlaced
COMPOSITE SYNC AND BLANK SPECIFICATION
Composite Sync and Blank signals are created by logically
ANDing (ORing) the active LOW (HIGH) signals of the cor-
responding vertical and horizontal components of these sig-
nals The Composite Sync signal may also include serration
andor equalization pulses The Serration pulse interval oc-
curs in place of the Vertical Sync interval Equalization puls-
es occur preceding andor following the Serration pulses
The width and location of these pulses can be programmed
through the registers shown below (See
Figure 2B )
Horizontal Equalization PW e REG(9) b REG(1) c ckper
REG 9 e (HFP) a (HEQP)
a
1
Horizontal Serration PW
e
REG(4)n
a
REG(1)
b
REG(10) c ckper
REG 10 e (HFP) a (HPER
2) b (HSERR) a 1
Where n e 1 for noninterlaced single serrationequalization
n e 2 for noninterlaced double
serrationequalization
n e 2 for interlaced operation
4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LM1882RJ/883 | SPECIALTY CONSUMER CIRCUIT, CDIP20 |
| LM1882EV | SPECIALTY CONSUMER CIRCUIT, PQCC20 |
| LM1882-REV | SPECIALTY CONSUMER CIRCUIT, CQCC20 |
| LM1894M/NOPB | SPECIALTY CONSUMER CIRCUIT, PDSO14 |
| LM1894MDC | SPECIALTY CONSUMER CIRCUIT, UUC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LM1884 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:TV STEREO DECODER |
| LM1884N | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:TV STEREO DECODER |
| LM1886 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:TV Video Matrix D to A |
| LM1886N | 制造商:Texas Instruments 功能描述: |
| LM1886N/B+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Color Encoder Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復。