參數(shù)資料
型號(hào): LM3211MT-ADJ
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: 穩(wěn)壓器
英文描述: Step-up PWM DC/DC Converter Integrated with 4 Buffers
中文描述: SWITCHING REGULATOR, 1500 kHz SWITCHING FREQ-MAX, PDSO20
封裝: TSSOP-20
文件頁(yè)數(shù): 16/21頁(yè)
文件大?。?/td> 821K
代理商: LM3211MT-ADJ
Operation
(Continued)
RIGHT HALF PLANE ZERO
A current mode control boost regulator has an inherent right
half plane zero (RHP zero). This zero has the effect of a zero
in the gain plot, causing an imposed +20dB/decade on the
rolloff, but has the effect of a pole in the phase, subtracting
another 90 in the phase plot. This can cause undesirable
effects if the control loop is influenced by this zero. To ensure
the RHP zero does not cause instability issues, the control
loop should be designed to have a bandwidth of less than
1
2
the frequency of the RHP zero. This zero occurs at a fre-
quency of:
where I
LOAD
is the maximum load current.
SELECTING THE COMPENSATION COMPONENTS
The first step in selecting the compensation components R
C
and C
is to set a dominant low frequency pole in the control
loop. Simply choose values for R
and C
C
within the ranges
given in the
Introduction to Compensation
section to set this
pole in the area of 10Hz to 500Hz. The frequency of the pole
created is determined by the equation:
where R
O
is the output impedance of the error amplifier,
approximately 1M
. Since R
C
is generally much less than
R
O
, it does not have much effect on the above equation and
can be neglected until a value is chosen to set the zero f
ZC
.
f
is created to cancel out the pole created by the output
capacitor, f
. The output capacitor pole will shift with differ-
ent load currents as shown by the equation, so setting the
zero is not exact. Determine the range of f
over the ex-
pected loads and then set the zero f
to a point approxi-
mately in the middle. The frequency of this zero is deter-
mined by:
Now R
C
can be chosen with the selected value for C
C
.
Check to make sure that the pole f
PC
is still in the 10Hz to
500Hz range, change each value slightly if needed to ensure
both component values are in the recommended range.After
checking the design at the end of this section, these values
can be changed a little more to optimize performance if
desired. This is best done in the lab on a bench, checking the
load step response with different values until the ringing and
overshoot on the output voltage at the edge of the load steps
is minimal. This should produce a stable, high performance
circuit. For improved transient response, higher values of R
C
should be chosen. This will improve the overall bandwidth
which makes the regulator respond more quickly to tran-
sients. If more detail is required, or the most optimal perfor-
mance is desired, refer to a more in depth discussion of
compensating current mode DC/DC switching regulators.
HIGH OUTPUT CAPACITOR ESR COMPENSATION
When using an output capacitor with a high ESR value, or
just to improve the overall phase margin of the control loop,
another pole may be introduced to cancel the zero created
by the ESR. This is accomplished by adding another capaci-
tor, C
, directly from the compensation pin V
to ground, in
parallel with the series combination of R
C
and C
C
. The pole
should be placed at the same frequency as f
Z1
, the ESR
zero. The equation for this pole follows:
To ensure this equation is valid, and that C
C2
can be used
without negatively impacting the effects of R
C
and C
C
, f
PC2
must be greater than 10f
ZC
.
CHECKING THE DESIGN
The final step is to check the design. This is to ensure a
bandwidth of
1
2
or less of the frequency of the RHP zero.
This is done by calculating the open-loop DC gain,A
.After
this value is known, you can calculate the crossover visually
by placing a 20dB/decade slope at each pole, and a +20dB/
decade slope for each zero. The point at which the gain plot
crosses unity gain, or 0dB, is the crossover frequency. If the
crossover frequency is less than
1
2
the RHP zero, the phase
margin should be high enough for stability. The phase mar-
gin can also be improved by adding C
C2
as discussed earlier
in the section. The equation for A
DC
is given below with
additional equations required for the calculation:
mc
)
0.072fs (in V/s)
where R
is the minimum load resistance, V
is the maxi-
mum input voltage, g
is the error amplifier transconduc-
tance found in the
Electrical Characteristics
table, and R
D-
SON
is the value chosen from the graph "R
vs. V
IN
" in
the
Typical Performance Characteristics
section.
BUFFER COMPENSATION
The Gamma buffers in the LM3211 are internally compen-
sated. They will remain stable with no capacitive load while
sourcing or sinking current. Any capacitance presented by a
load in an application will only provide further stability.
L
www.national.com
16
相關(guān)PDF資料
PDF描述
LM3211MTX-ADJ Step-up PWM DC/DC Converter Integrated with 4 Buffers
LM322N Precision Timers
LM122H-MIL Analog Timer Circuit
LM322 Precision Timers
LM323A 5.0 AMP POSITIVE VOLTAGE REGULATOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LM3211MT-ADJ/NOPB 功能描述:IC REG BOOST 8V 1.4A 20-TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關(guān)穩(wěn)壓器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:降壓(降壓) 輸出類型:固定 輸出數(shù):1 輸出電壓:3.3V 輸入電壓:4.5 V ~ 24 V PWM 型:- 頻率 - 開關(guān):- 電流 - 輸出:125mA 同步整流器:無(wú) 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 包裝:Digi-Reel® 供應(yīng)商設(shè)備封裝:SOT-6 其它名稱:MAX1836EUT33#TG16DKR
LM3211MTX-ADJ 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Step-up PWM DC/DC Converter Integrated with 4 Buffers
LM3211MTX-ADJ/NOPB 功能描述:DC/DC 開關(guān)控制器 RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK
LM3212 制造商:TI 制造商全稱:Texas Instruments 功能描述:LM3212 PRODUCT BRIEF Step-Down DC-DC Converter with Analog Bypass Mode for RF Power Amplifiers
LM3212TL/NOPB 功能描述:直流/直流開關(guān)轉(zhuǎn)換器 RoHS:否 制造商:STMicroelectronics 最大輸入電壓:4.5 V 開關(guān)頻率:1.5 MHz 輸出電壓:4.6 V 輸出電流:250 mA 輸出端數(shù)量:2 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT