參數資料
型號: LM4549AVH/NOPB
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP48
封裝: 7 X 7 MM, 1.40 MM HEIGHT, LQFP-48
文件頁數: 11/28頁
文件大?。?/td> 543K
代理商: LM4549AVH/NOPB
AC Link Serial Interface Protocol
(Continued)
SDATA_OUT: Slots 5 to 12 – Reserved
These slots are not used by the LM4549A and should all be
stuffed with zeros by the AC ’97 Controller.
AC LINK INPUT FRAME:
SDATA_IN, CONTROLLER INPUT FROM LM4549A OUTPUT
The AC Link Input Frame contains status and PCM data from
the LM4549A control registers and stereo ADC. Input
Frames are carried on the SDATA_IN signal which is an
input to the AC ’97 Digital Audio Controller and an output
from the LM4549A codec. As shown in Figure 3, Input
Frames are constructed from thirteen time slots: one Tag
Slot followed by twelve Data Slots. The Tag Slot, Slot 0,
contains 16 bits of which 5 are used by the LM4549A. One is
used to indicate that the AC Link interface is fully operational
and the other 4 to indicate the validity of the data in the four
of the twelve following Data Slots that are used by the
LM4549A. Each Frame consists of 256 bits with each of the
twelve data slots containing 20 bits.
A new Input Frame is signaled with a low-to-high transition of
SYNC. SYNC should be clocked from the controller on a
rising edge of BIT_CLK and, as shown in Figure 6 and
Figure 7, the first tag bit in the Frame (“Codec Ready”) is
clocked from the LM4549A by the next rising edge of BIT-
_CLK. The LM4549A always clocks data to SDATA_IN on a
rising edge of BIT_CLK and the controller is expected to
sample SDATA_IN on the next falling edge. The LM4549A
samples SYNC on the rising edge of BIT_CLK.
Input and Output Frames are aligned to the same SYNC
transition.
The LM4549A checks each Frame to ensure 256 bits are
received. If a new Frame is detected (a low-to-high transition
on SYNC) before 256 bits are received from an old Frame
then the new Frame is ignored i.e. no valid data is sent on
SDATA_IN until a valid new Frame is detected.
The LM4549A transmits data MSB first, in a MSB justified
format. All reserved bits and slots are stuffed with "0"s by the
LM4549A.
SDATA_IN: Slot 0 – Codec/Slot Status Bits
The first bit (bit 15, “Codec Ready”) of slot 0 in the AC Link
Input Frame indicates when the codec’s AC Link digital
interface and its status/control registers are fully operational.
The digital controller is then able to read the LSBs from the
Powerdown Control/Stat register (26h) to determine the sta-
tus of the four main analog subsections. It is important to
check the status of these subsections after Initialization,
Cold Reset or the use of the powerdown modes in order to
minimize the risk of distorting analog signals passed before
the subsections are ready.
The 4 bits 14, 13, 12 and 11 indicate that the data in slots 1,
2, 3 and 4, respectively, are valid.
20029908
FIGURE 6. AC Link Input Frame
20029907
FIGURE 7. Start of AC Link Input Frame
LM4549A
www.national.com
19
相關PDF資料
PDF描述
LM4550VH/NOPB SPECIALTY CONSUMER CIRCUIT, PQFP48
LM4550VHX/NOPB SPECIALTY CONSUMER CIRCUIT, PQFP48
LM4560VJG SPECIALTY CONSUMER CIRCUIT, PQFP100
LM4651N/NOPB 170 W, 1 CHANNEL, AUDIO AMPLIFIER, PDIP28
LM4652TF/NOPB 170 W, 1 CHANNEL, AUDIO AMPLIFIER, PZFM15
相關代理商/技術參數
參數描述
LM4549AVHX 制造商:Rochester Electronics LLC 功能描述:AC97 REV2.1 CODEC - Bulk
LM4549B 制造商:NSC 制造商全稱:National Semiconductor 功能描述:AC ’97 Rev 2.1 Multi-Channel Audio Codec with Sample Rate Conversion and National 3D Sound
LM4549BVH 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
LM4549BVH/NOPB 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
LM4549BVHX 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel