- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384600 > LM4550VH (NATIONAL SEMICONDUCTOR CORP) AC ’97 Rev 2.1 Multi-Channel Audio Codec with Stereo Headphone Amplifier, Sample Rate Conversion and National 3D Sound PDF資料下載
參數(shù)資料
| 型號： | LM4550VH |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 消費家電 |
| 英文描述： | AC ’97 Rev 2.1 Multi-Channel Audio Codec with Stereo Headphone Amplifier, Sample Rate Conversion and National 3D Sound |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | 7 X 7 X 1.40 MM, LQFP-48 |
| 文件頁數(shù)： | 11/25頁 |
| 文件大?。?/td> | 507K |
| 代理商： | LM4550VH |
Pin Descriptions
(Continued)
DIGITAL I/O AND CLOCKING
Name
Pin
I / O
Functional Description
XTL_IN
2
I
24.576 MHz crystal input. Use a fundamental-mode type crystal. When operating from a
crystal, a 1M
resistor must be connected across pins 2 and 3.
24.576 MHz crystal output. When operating from a crystal, a 1M
resistor must be connected
across pins 2 and 3.
This data stream contains both control data and DAC audio data. This input is sampled by
the LM4550 on the falling edge of BIT_CLK.
OUTPUT when in Primary Codec Mode: This pin outputs a 12.288 MHz clock which is
derived (internally divided by two) from the 24.576MHz crystal input (XTL_IN).
INPUT when in Secondary Codec Mode (Multiple Codec configurations only): 12.288MHz
clock is to be supplied from an external source, such as from the BIT_CLK of a Primary
Codec.
This data stream contains both control data and ADC audio data. This output is clocked out
by the LM4550 on the rising edge of BIT_CLK.
48kHz sync pulse which signifies the beginning of both the SDATA_IN and SDATA_OUT
serial streams. SYNC must be synchronous to BIT_CLK.
This active low signal causes a hardware reset which returns the control registers to their
default conditions.
ID0 and ID1 set the codec address for multiple codec use where ID0 is the LSB. Connect
these pins to DVdd or GND as required. If these pins are not connected (NC), they default to
Primary codec setting (same as connecting both pins to DVdd). These pins are of inverted
polarity relative to their internal ID0, ID1 registers. If pin 45 is connected to GND, then ID0 will
be set to "1" internally. Connection to DVdd corresponds to a "0" internally.
ID0 and ID1 set the codec address for multiple codec use where ID1 is the MSB. Connect
these pins to DVdd or GND as required. If these pins are not connected (NC), they default to
Primary codec setting (same as connecting both pins to DVdd). These pins are of inverted
polarity relative to their internal ID0, ID1 registers. If pin46 is connected to GND, then ID1 will
be set to "1" internally. Connection to DVdd corresponds to a "0" internally.
The contents of "Powerdown Ctrl/Stat" register 26h bit 15 determines the logic level output on
this pin. This pin is to be connected to an external power amplifier’s shutdown pin. The output
voltage is set by the digital supply. If EAPD=0, then a logic low is output and the external
amplifer is enabled. If EAPD=1, the amplifer is shutdown. Power up default is EAPD=0.
By setting the two LSBs of register 74h to something other than the codec ID, the codec
stops sending its own SDATA_IN signal and instead passes the signal connected here out the
SDATA_IN pin. This pin can be left floating if no software will use register 74h and the chain
feature is not used. When the chain feature is used, another codec’s SDATA_IN pin should
be connected here, or else this pin should be grounded to prevent the possibility of floating
the SDATA_IN signal at the controller.
XTL_OUT
3
O
SDATA_OUT
5
I
BIT_CLK
6
I/O
SDATA_IN
8
O
SYNC
10
I
RESET#
11
I
ID0
45
I
ID1
46
I
EAPD
47
O
CHAIN_IN
48
I
POWER SUPPLIES AND REFERENCES
Name
AVDD
AVSS
DVDD
DVSS
Pin
25
26
1,9
4,7
I / O
I
I
I
I
Functional Description
Analog supply.
Analog ground.
Digital supply.
Digital ground.
Nominal 2.2V reference output. Not intended to sink or source current. Bypassing of this pin
should be done with short traces to maximize performance.
Nominal 2.2V reference output. Can source up to 5mA of current and can be used to bias a
microphone.
This pin is not used and should be left open (NC). However, a capacitor to ground on this pin
is permitted - it will not affect performance.
VREF
27
O
VREFOUT
28
O
AFILT1
29
O
L
www.national.com
11
相關PDF資料 |
PDF描述 |
|---|---|
| LM4550 | AC ’97 Rev 2.1 Multi-Channel Audio Codec with Stereo Headphone Amplifier, Sample Rate Conversion and National 3D Sound |
| LM4809LD | Dual 105mW Headphone Amplifier with Active-Low Shutdown Mode |
| LM4809 | Dual 105mW Headphone Amplifier with Active-Low Shutdown Mode |
| LM4809MA | Dual 105mW Headphone Amplifier with Active-Low Shutdown Mode |
| LM4809MM | Dual 105mW Headphone Amplifier with Active-Low Shutdown Mode |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LM4550VH WAF | 制造商:Texas Instruments 功能描述: |
| LM4550VH/NOPB | 功能描述:IC AC '97 CODEC 48-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調變:是 S/N 比，標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍，標準 ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商設備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| LM4550VHX | 制造商:Rochester Electronics LLC 功能描述:AC '97 REV 2.1 CODEC - Bulk |
| LM4550VHX/NOPB | 制造商:Texas Instruments 功能描述:Audio Codec 2ADC / 2DAC 18-Bit 48-Pin LQFP T/R |
| LM4558 | 制造商:HTC 制造商全稱:HTC Korea TAEJIN Technology Co. 功能描述:DUAL OPERATIONAL AMPLIFIERS |
發(fā)布緊急采購，3分鐘左右您將得到回復。