![](http://datasheet.mmic.net.cn/230000/LM79CCVF_datasheet_15593326/LM79CCVF_27.png)
Functional Description
(Continued)
13.7 SMI Mask Register 2—Address 44h
Power on default
<
7:0
>
= 00h
Bit
Name
Read/
Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Description
0
1
2
3
4
5
6
7
IN4
-IN5
-IN6
FAN3
Chassis Intrusion
FIFO Overflow
SMI__IN
RESET Enable
A one disables the corresponding interrupt status bit for SMI interrupt.
A one disables the corresponding interrupt status bit for SMI interrupt.
A one disables the corresponding interrupt status bit for SMI interrupt.
A one disables the corresponding interrupt status bit for SMI interrupt.
A one disables the corresponding interrupt status bit for SMI interrupt.
A one disables the corresponding interrupt status bit for SMI interrupt.
A one disables the corresponding interrupt status bit for SMI interrupt.
<
7
>
= 1 in SM Mask Register 2 enables the RESET in the Configuration Register.
13.8 NMI Mask Register 1—Address 45h
Power on default
<
7:0
>
= 00h
Bit
Name
Read/
Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Description
0
1
2
3
4
5
6
7
IN0
IN1
IN2
IN3
Temperature
BTI
FAN1
FAN2
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
13.9 NMI Mask Register 2—Address 46h
Power on
<
7:0
>
= 01000000 binary
Bit
Name
Read/
Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Description
0
1
2
3
4
5
6
IN4
-IN5
-IN6
FAN3
Chassis Intrusion
FIFO Overflow
SMI__IN
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
Note:
The Power on default is
1
for this bit.
A one outputs a minimum 20 ms active low pulse on the Chassis Intrusion pin. The
register bit self clears after the pulse has been output.
7
Chassis Clear
Read/Write
L
www.national.com
27