參數資料
型號: LMX2350
廠商: National Semiconductor Corporation
英文描述: PLLatinum Fractional Dual Low Power Frequency Synthesizer(PLLatinum技術低耗雙通道頻率合成器)
中文描述: PLLatinum分數雙低功耗頻率合成器(PLLatinum技術低耗雙通道頻率合成器)
文件頁數: 11/20頁
文件大?。?/td> 378K
代理商: LMX2350
Functional Description
(Continued)
1.5 Charge Pump
The phase detector’s current source outputs pump charge
into an external loop filter, which then converts the charge
into the VCO’s control voltage. The charge pumps steer the
charge pump output, CPo, to Vcc (pump-up) or ground
(pump-down).
When
locked,
TRI-STATE
mode with small corrections. The RF charge
pump output current magnitude is programmable from 100
μA to 1.6 mA in 100 μA steps as shown in table in program-
ming description 3.2.2. The IF charge pump is set to either
100μA or 800μA levels using bit IF_R [19] (see programming
description 3.1.4).
CPo
is
primarily
in
a
1.6 Voltage Doubler
The Vp
pin is normally driven from an external power sup-
ply over a range of Vcc to 5.5v to provide current for the RF
charge pump circuit. An internal voltage doubler circuit con-
nected between the Vcc and VpRF supply pins alternately
allows Vcc = 3v (
±
10%) users to run the RF charge pump
circuit at close to twice the Vcc power supply voltage. The
voltage doubler mode is enabled by setting the V2_EN bit
(RF_R [22]) to a HIGH level. The voltage doubler’s charge
pump driver originates from the RF oscillator input (OSCx).
The device will not totally powerdown until the V2_EN bit is
programmed low. The average delivery current of the dou-
bler is less than the instantaneous current demand of the RF
charge pump when active and is thus not capable of sustain-
ing a continuous out of lock condition. A large external ca-
pacitor connected to Vp
is therefore needed to control
power supply droop when changing frequencies. Refer to
the application note AN-1119 for more details.
1.7 MICROWIRE
Serial Interface
The programmable functions are accessed through the MI-
CROWIRE serial interface. The interface is made of 3 func-
tions: clock, data and latch enable (LE). Serial data for the
various counters is clocked in from data on the rising edge of
clock, into the 24- bit shift register. Data is entered MSB first.
The last two bits decode the internal register address. On the
rising edge of LE, data stored in the shift register is loaded
into one of the 4 appropriate latches (selected by address
bits). A complete programming description is included in the
following sections.
1.8 Fo/LD Multifunction Output
The Fo/LD output pin can deliver several internal functions
including analog/digital lock detects, and counter outputs.
See programming description 3.1.5 for more details.
1.8.1 Lock Detect
A digital filtered lock detect function is included with each
phase detector through an internal digital filter to produce a
logic level output available on the Fo/LD output pin if se-
lected. The lock detect output is high when the error between
the phase detector inputs is less than 15 nsec for 5 consecu-
tive comparison cycles. The lock detect output is low when
the error between the phase detector outputs is more than
30 nsec for one comparison cycle.An analog lock detect sig-
nal is also selectable. The lock detect output is always low
when the PLL is in power down mode. See programming de-
scriptions 3.1.5, 4.6 - 4.8 for more details.
1.9 Power Control
Each PLL is individually power controlled by device enable
pins or MICROWIRE power down bits. The enable pins over-
ride the power down bits
except for the V2_EN bit
. The
RF_EN pin controls the RF PLL; IF_EN pin controls the IF
PLL. When both pins are high, the power down bits deter-
mine the state of power control (see programming descrip-
tion 3.2.1.2).Activation of any PLL power down mode results
in the disabling of the respective N counter and de-biasing of
its respective Fin input (to a high impedance state). The R
counter functionality also becomes disabled when the power
down bit is activated. The reference oscillator block powers
down and the OSCin pin reverts to a high impedance state
when both RF and IF enable pins or power down bit’s are as-
serted, unless the V2_EN bit (RF_R[22]) is high. Power
down forces the respective charge pump and phase com-
parator logic to a TRI-STATE condition. A power down
counter reset function resets both N and R counters. Upon
powering up the N counter resumes counting in “close” align-
ment with the R counter (The maximum error is one pres-
caler cycle). The MICROWIRE control register remains ac-
tive and capable of loading and latching in data during all of
the power down modes.
www.national.com
11
相關PDF資料
PDF描述
LMX2352 PLLatinum Fractional Dual Low Power Frequency Synthesizer(PLLatinum技術低耗雙通道頻率合成器)
LMX2350TM PLLatinum⑩ Fractional N RF / Integer N IF Dual Low Power Frequency Synthesizer
LMX2352TM CAP,CER,DISC,RAD,100PF,10%,1KV
LMX2470 2.6 GHz Delta-Sigma Fractional-N PLL with 800 MHz Integer-N PLL
LMX2470SLEX 2.6 GHz Delta-Sigma Fractional-N PLL with 800 MHz Integer-N PLL
相關代理商/技術參數
參數描述
LMX2350SLBX 功能描述:IC FREQ SYNTH DUAL 24LAMINATECSP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:*
LMX2350TM 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum TM Fractional N RF / Integer N IF Dual Low Power Frequency Synthesizer
LMX2350TM/NOPB 功能描述:IC FREQ SYNTHESIZER DUAL 24TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:*
LMX2350TMB 制造商:Texas Instruments 功能描述:
LMX2350TMX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Serial-Input Frequency Synthesizer