- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358923 > LP3873ESX-5.0 (NATIONAL SEMICONDUCTOR CORP) 3A Fast Ultra Low Dropout Linear Regulators PDF資料下載
參數(shù)資料
| 型號(hào)： | LP3873ESX-5.0 |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 基準(zhǔn)電壓源/電流源 |
| 英文描述： | 3A Fast Ultra Low Dropout Linear Regulators |
| 中文描述： | 5 V FIXED POSITIVE LDO REGULATOR, 1.2 V DROPOUT, PSSO5 |
| 封裝： | TO-263, 5 PIN |
| 文件頁(yè)數(shù)： | 6/16頁(yè) |
| 文件大?。?/td> | 365K |
| 代理商： | LP3873ESX-5.0 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
Electrical Characteristics
LP3873/LP3876
(Continued)
Limits in standard typeface are for T
J
= 25C, and limits in
boldface type
apply over the
full operating temperature range
.
Unless otherwise specified: V
IN
= V
O(NOM)
+ 1.5V, I
L
= 10 mA, C
OUT
= 10μF, V
SD
= 2V.
Symbol
Parameter
Conditions
Typ
(Note 4)
LP3873/6
(Note 5)
Min
Units
Max
SHUTDOWN INPUT
V
SDT
Shutdown Threshold
Output = High
Output = Low
I
L
= 3A
I
L
= 3A
V
SD
= V
IN
V
IN
0
20
25
1
2
V
0.3
T
dOFF
T
dON
I
SD
Turn-off delay
Turn-on delay
SD Input Current
μs
μs
nA
ERROR FLAG
V
T
V
TH
V
EF(Sat)
Td
I
lk
Threshold
Threshold Hysteresis
Error Flag Saturation
Flag Reset Delay
Error Flag Pin Leakage
Current
Error Flag Pin Sink
Current
(Note 9)
(Note 9)
I
sink
= 100μA
10
5
0.02
1
1
5
2
16
8
0.1
%
%
V
μs
nA
I
max
V
Error
=
0.5V
1
mA
AC PARAMETERS
PSRR
Ripple Rejection
V
IN
= V
OUT
+ 1.0V
C
OUT
= 10uF
V
OUT
= 3.3V
V
IN
= V
OUT
+ 0.5V
C
OUT
= 10uF
V
OUT
= 3.3V
f = 120Hz
BW = 10Hz – 100kHz
V
OUT
= 2.5V
BW = 300Hz – 300kHz
V
OUT
= 2.5V
73
dB
57
ρ
n(l/f
Output Noise Density
0.8
150
μV
e
n
Output Noise Voltage
μV (rms)
100
Note 1:
Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions for which the device is
intended to be functional, but does not guarantee specific performance limits. For guaranteed specifications and test conditions, see Electrical Characteristics. The
guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed
test conditions.
Note 2:
At elevated temperatures, devices must be derated based on package thermal resistance. The devices in TO220 package must be derated at
θ
jA
= 50C/W
(with 0.5in
, 1oz. copper area), junction-to-ambient (with no heat sink). The devices in the TO263 surface-mount package must be derated at
θ
jA
= 60C/W (with
0.5in
, 1oz. copper area), junction-to-ambient. See Application Hints.
Note 3:
The human body model is a 100pF capacitor discharged through a 1.5k
resistor into each pin.
Note 4:
Typical numbers are at 25C and represent the most likely parametric norm.
Note 5:
Limits are guaranteed by testing, design, or statistical correlation.
Note 6:
If used in a dual-supply system where the regulator load is returned to a negative supply, the output must be diode-clamped to ground.
Note 7:
The output PMOS structure contains a diode between the V
and V
terminals. This diode is normally reverse biased. This diode will get forward biased
if the voltage at the output terminal is forced to be higher than the voltage at the input terminal. This diode can typically withstand 200mA of DC current and 1Amp
of peak current.
Note 8:
Output voltage line regulation is defined as the change in output voltage from the nominal value due to change in the input line voltage. Output voltage load
regulation is defined as the change in output voltage from the nominal value due to change in load current. The line and load regulation specification contains only
the typical number. However, the limits for line and load regulation are included in the output voltage tolerance specification.
Note 9:
Error Flag threshold and hysteresis are specified as percentage of regulated output voltage. See Application Hints.
Note 10:
Dropout voltage is defined as the minimum input to output differential voltage at which the output drops 2% below the nominal value. Dropout voltage
specification applies only to output voltages of 2.5V and above. For output voltages below 2.5V, the drop-out voltage is nothing but the input to output differential,
since the minimum input voltage is 2.5V.
Note 11:
The minimum operating value for V
IN
is equal to either [V
OUT(NOM)
+ V
DROPOUT
] or 2.5V, whichever is greater.
L
www.national.com
6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LP3873ET-1.8 | 3A Fast Ultra Low Dropout Linear Regulators |
| LP3873ET-2.5 | 3A Fast Ultra Low Dropout Linear Regulators |
| LP3873ET-3.3 | 3A Fast Ultra Low Dropout Linear Regulators |
| LP3873ET-5.0 | 3A Fast Ultra Low Dropout Linear Regulators |
| LP3881 | 0.8A Fast-Response Ultra Low Dropout Linear |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LP3873ET-1.8 | 制造商:Texas Instruments 功能描述:V REG LDO 3A 1.8V 3873 TO-220-5 |
| LP3873ET-1.8/LB02 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述: |
| LP3873ET-1.8/NOPB | 功能描述:IC REG LDO 1.8V 3A TO220-5 RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 線性 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 穩(wěn)壓器拓?fù)浣Y(jié)構(gòu):正，固定式 輸出電壓:4V 輸入電壓:最高 16V 電壓 - 壓降（標(biāo)準(zhǔn)）:0.28V @ 150mA 穩(wěn)壓器數(shù)量:1 電流 - 輸出:150mA 電流 - 限制（最?。?- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:5-VFBGA 供應(yīng)商設(shè)備封裝:5-uSMD 包裝:Digi-Reel® 其它名稱:LP2985AIBP-4.0DKR |
| LP3873ET-2.5 | 制造商:Texas Instruments 功能描述:V REG LDO 3A 2.5V 3873 TO-220-5 |
| LP3873ET-2.5/NOPB | 功能描述:IC REG LDO 2.5V 3A TO220-5 RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 線性 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 穩(wěn)壓器拓?fù)浣Y(jié)構(gòu):正，固定式 輸出電壓:4V 輸入電壓:最高 16V 電壓 - 壓降（標(biāo)準(zhǔn)）:0.28V @ 150mA 穩(wěn)壓器數(shù)量:1 電流 - 輸出:150mA 電流 - 限制（最小）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:5-VFBGA 供應(yīng)商設(shè)備封裝:5-uSMD 包裝:Digi-Reel® 其它名稱:LP2985AIBP-4.0DKR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。