參數(shù)資料
型號(hào): LP5900TL-2.2
廠商: National Semiconductor Corporation
英文描述: 128 x 64 pixel format, LED Backlight available
中文描述: 超低噪音,100 mA線性射頻/模擬電路需要調(diào)節(jié)無(wú)旁路電容
文件頁(yè)數(shù): 5/10頁(yè)
文件大?。?/td> 645K
代理商: LP5900TL-2.2
Electrical Characteristics
(Continued)
Limits in standard typeface are for T
= 25
o
C. Limits in
boldface
type apply over the full operating junction temperature range
(-40
o
C
T
J
+125
o
C). Unless otherwise noted, specifications apply to the LP5900 Typical Application Circuit (pg. 1) with: V
IN
= V
OUT (NOM)
+ 1.0V, V
EN
= 1.2V, C
IN
= C
OUT
= 0.47 μF, I
OUT
= 1.0 mA. (Note 2), (Note 7)
Symbol
Parameter
Conditions
Login Input Thresholds
V
IL
Low Input Threshold (V
EN
)
V
IN
= 2.5V to 5.5V
V
IH
High Input Threshold (V
EN
)
V
IN
= 2.5V to 5.5V
I
EN
Input Current at V
EN
Pin
(Note 14)
V
EN
= 0.0V and V
IN
= 5.5V
Transient Characteristics
V
OUT
Line Transient
(Note 15)
(V
OUT(NOM
) + 1.6V) in 30 μs, I
OUT
= 1
mA
V
IN
= (V
OUT(NOM)
+ 1.6V) to
(V
OUT(NOM)
+ 1.0V) in 30 μs, I
OUT
= 1
mA
Load Transient
(Note 15)
I
OUT
= 100 mA to 1 mA in 10 μs
Overshoot on Startup
(Note 15)
Turn on Time
To 95% of V
OUT(NOM)
Min
Typ
Max
Units
0.4
V
V
1.2
V
EN
= 5.5V and V
IN
= 5.5V
5.5
0.001
μA
V
IN
= (V
OUT(NOM
) + 1.0V) to
2
mV
2
I
OUT
= 1 mA to 100 mA in 10 μs
70
mV
30
20
mV
150
300
μs
Note 1:
Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of
the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the
Electrical Characteristics tables.
Note 2:
All voltages are with respect to the potential at the GND pin.
Note 3:
Internal thermal shutdown circuitry protects the device from permanent damage.
Note 4:
The Human body model is a 100 pF capacitor discharged through a 1.5 k
resistor into each pin. The machine model is a 200 pF capacitor discharged
directly into each pin. MIL-STD-883 3015.7
Note 5:
In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be
derated. Maximum ambient temperature (T
A-MAX
) is dependent on the maximum operating junction temperature (T
J-MAX-OP
= 125C), the maximum power
dissipation of the device in the application (P
D-MAX
), and the junction-to ambient thermal resistance of the part/package in the application (
θ
JA
), as given by the
following equation: T
A-MAX
= T
J-MAX-OP
– (
θ
JA
x P
D-MAX
). See applications section.
Note 6:
Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists,
special care must be paid to thermal dissipation issues in board design.
Note 7:
Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.
Note 8:
C
IN
, C
OUT
: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.
Note 9:
The device maintains a stable, regulated output voltage without a load current.
Note 10:
Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100 mV below its nominal value. This
parameter only applies to output voltages above 2.5V.
Note 11:
Quiescent current is defined here as the difference in current between the input voltage source and the load at V
OUT
.
Note 12:
Short Circuit Current is measured with V
OUT
pulled to 0v and V
IN
worst case = 6.0V.
Note 13:
Ground current is defined here as the total current flowing to ground as a result of all input voltages applied to the device.
Note 14:
There is a 1 M
resistor between V
EN
and ground on the device.
Note 15:
This specification is guaranteed by design.
Note 16:
Detailed description of the board can be found in JESD51-7
Output & Input Capacitor, Recommended Specifications
Symbol
C
IN
C
OUT
ESR
Note: The minimum capacitance should be greater than 0.33 μF over the full range of operating conditions. The capacitor tolerance should be 30% or better over
the full temperature range. The full range of operating conditions for the capacitor in the application should be considered during device selection to ensure this
minimum capacitance specification is met. X7R capacitors are recommended however capacitor types X5R, Y5V and Z5U may be used with consideration of the
application and conditions.
Parameter
Conditions
Min
0.33
0.33
5
Nom
0.47
0.47
Max
Units
μF
Input Capacitance
Output Capacitance
Output/Input Capacitance
Capacitance for stability
10
500
m
L
www.national.com
5
相關(guān)PDF資料
PDF描述
LP5900 Ultra Low Noise, 100 mA Linear Regulator for RF/Analog Circuits Requires No Bypass Capacitor
LP5900TL-2.5 128 x 64 pixel format, LED Backlight available
LP5900TL-2.8 128 x 64 pixel format, LED Backlight available
LP5900TL-3.0 128 x 64 pixel format, LED Backlight available
LP5900TL-3.3 128 x 64 pixel format, LED Backlight available
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LP5900TL-3.0 制造商:Texas Instruments 功能描述:LDO Regulator Pos 3V 0.15A 4-Pin uSMD T/R
LP5900TL-3.0/NOPB 功能描述:低壓差穩(wěn)壓器 - LDO LOW-NOISE 100MA LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動(dòng)電壓(最大值):307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類(lèi)型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
LP5900TL-3.0/NOPB 制造商:Texas Instruments 功能描述:Linear Voltage Regulator IC
LP5900TL-3.0EV 功能描述:電源管理IC開(kāi)發(fā)工具 LP5900 3.0V EVAL BOARD RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類(lèi)型:Battery Management 工具用于評(píng)估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V
LP5900TL3.0NOPB 制造商:National Semiconductor 功能描述:LDO Regulator Pos 3V 0.15A 4-Pin uSMD T/R