- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358931 > LP62S1024BX-55LLTF (AMIC Technology Corporation) Round Illuminated pushbutton switch featuring threaded or snap in panel mount design PDF資料下載
參數(shù)資料
| 型號(hào)： | LP62S1024BX-55LLTF |
| 廠商： | AMIC Technology Corporation |
| 英文描述： | Round Illuminated pushbutton switch featuring threaded or snap in panel mount design |
| 中文描述： | 128K的× 8位低電壓CMOS的SRAM |
| 文件頁(yè)數(shù)： | 10/17頁(yè) |
| 文件大小： | 189K |
| 代理商： | LP62S1024BX-55LLTF |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
LP62S1024A-T Series
(August, 2001, Version 1.0)
10
AMIC Technology, Inc.
Timing Waveforms (continued)
Write Cycle 2
(Chip Enable Controlled)
t
WC
Address
CE1
CE2
D
IN
t
DH
t
DW
(4)
(4)
t
CW5
t
AW
t
WR3
WE
D
OUT
t
WHZ7
t
WP2
t
CW5
t
AS1
Notes: 1. t
AS
is measured from the address valid to the beginning of Write.
2. A Write occurs during the overlap (t
WP
) of a low CE1, a high CE2 and a low WE .
3. t
WR
is measured from the earliest of CE1 or WE going high or CE2 going low to the end of the Write cycle.
4. If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low transition or after
the WE transition, outputs remain in a high impedance state.
5. t
CW
is measured from the later of CE1 going low or CE2 going high to the end of Write.
6. OE is continuously low. (OE = V
IL
)
7. Transition is measured
±
500mV from steady state. This parameter is sampled and not 100% tested.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LP62S1024BM-55LLT | 128K X 8 BIT LOW VOLTAGE CMOS SRAM |
| LP62S16512-I | 512K X 16 BIT LOW VOLTAGE CMOS SRAM |
| LP62S16512-T | 512K X 16 BIT LOW VOLTAGE CMOS SRAM |
| LP62S16512U-55LLI | Shielded Paired Cable; Number of Conductors:2; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyvinylchloride (PVC); Shielding Material:Aluminum Foil/Polyester Tape; Number of Pairs:1 RoHS Compliant: Yes |
| LP62S16512U-55LLT | Shielded Paired Cable; Number of Conductors:2; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyvinylchloride (PVC); Number of Pairs:1; Impedance:75ohm; Voltage Nom.:600V RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LP62S1024BX-70LLI | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 8 BIT LOW VOLTAGE CMOS SRAM |
| LP62S1024BX-70LLIF | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 8 BIT LOW VOLTAGE CMOS SRAM |
| LP62S1024BX-70LLT | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 8 BIT LOW VOLTAGE CMOS SRAM |
| LP62S1024BX-70LLTF | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 8 BIT LOW VOLTAGE CMOS SRAM |
| LP62S16128B-I | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 16 BIT LOW VOLTAGE CMOS SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。