參數(shù)資料
型號(hào)： LPC2114FBD64
廠商： NXP Semiconductors N.V.
元件分類： 數(shù)學(xué)處理器
英文描述： Single-chip 16-32-bit microcontrollers; 128-256 kB ISP-IAP flash with 10-bit ADC
封裝： LPC2114FBD64/01<SOT314-2 (LQFP64)|<<http://www.nxp.com/packages/SOT314-2.html<1<Always Pb-free,;LPC2124FBD64/01<SOT314-2 (LQFP64)|<<http://www.nxp.com/packages/SOT314-2.h
文件頁(yè)數(shù)： 21/42頁(yè)
文件大?。?/td> 291K
代理商： LPC2114FBD64
LPC2114_2124
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 7 — 10 June 2011
21 of 42
NXP Semiconductors
LPC2114/2124
Single-chip 16/32-bit microcontrollers
The Wake-up Timer monitors the crystal oscillator as the means of checking whether it is
safe to begin code execution. When power is applied to the chip, or some event caused
the chip to exit Power-down mode, some time is required for the oscillator to produce a
signal of sufficient amplitude to drive the clock logic. The amount of time depends on
many factors, including the rate of V
DD
ramp (in the case of power on), the type of crystal
and its electrical characteristics (if a quartz crystal is used), as well as any other external
circuitry (e.g. capacitors), and the characteristics of the oscillator itself under the existing
ambient conditions.
6.17.4
Code security (Code Read Protection - CRP)
This feature of the LPC2114/2124/01 allows the user to enable different levels of security
in the system so that access to the on-chip flash and use of the JTAG and ISP can be
restricted. When needed, CRP is invoked by programming a specific pattern into a
dedicated flash location. IAP commands are not affected by the CRP.
There are three levels of the Code Read Protection.
CRP1 disables access to chip via the JTAG and allows partial flash update (excluding
flash sector 0) using a limited set of the ISP commands. This mode is useful when CRP is
required and flash field updates are needed but all sectors can not be erased.
CRP2 disables access to chip via the JTAG and only allows full flash erase and update
using a reduced set of the ISP commands.
Running an application with level CRP3 selected fully disables any access to chip via the
JTAG pins and the ISP. This mode effectively disables ISP override using P0[14] pin, too.
It is up to the user’s application to provide (if needed) flash update mechanism using IAP
calls or call reinvoke ISP command to enable flash update via UART0.
Remark:
Devices without the suffix /00 or /01 have only a security level equivalent to
CRP2 available.
6.17.5
External interrupt inputs
The LPC2114/2124 include up to nine edge or level sensitive External Interrupt Inputs as
selectable pin functions. When the pins are combined, external events can be processed
as four independent interrupt signals. The External Interrupt Inputs can optionally be used
to wake up the processor from Power-down mode.
6.17.6
Memory mapping control
The Memory Mapping Control alters the mapping of the interrupt vectors that appear
beginning at address 0x0000 0000. Vectors may be mapped to the bottom of the on-chip
flash memory, or to the on-chip static RAM. This allows code running in different memory
spaces to have control of the interrupts.
CAUTION
If level three Code Read Protection (CRP3) is selected, no future factory testing can be
performed on the device.
相關(guān)PDF資料
PDF描述
LPC2124FBD64 Single-chip 16-32-bit microcontrollers; 128-256 kB ISP-IAP flash with 10-bit ADC
LPC2131FBD64 Single-chip 16-32-bit microcontrollers; 32-64-128-256-512 kB ISP-IAP flash with 10-bit ADC and DAC
LPC2132FBD64 Single-chip 16-32-bit microcontrollers; 32-64-128-256-512 kB ISP-IAP flash with 10-bit ADC and DAC
LPC2132FHN64 Single-chip 16-32-bit microcontrollers; 32-64-128-256-512 kB ISP-IAP flash with 10-bit ADC and DAC
LPC2134FBD64 Single-chip 16-32-bit microcontrollers; 32-64-128-256-512 kB ISP-IAP flash with 10-bit ADC and DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LPC2114FBD64,151 功能描述:ARM微控制器 - MCU PREF PART LPC2114FBD64/01-S RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT
LPC2114FBD64/00 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 16/32-bit microcontrollers; 128/256 kB ISP/IAP flash with 10-bit ADC
LPC2114FBD64/01 制造商:NXP Semiconductors 功能描述:MCU 32BIT ARM7TDMI-S 128K 64LQFP 制造商:NXP Semiconductors 功能描述:MCU, 32BIT, ARM7TDMI-S, 128K, 64LQFP 制造商:NXP Semiconductors 功能描述:MCU, 32BIT, ARM7TDMI-S, 128K, 64LQFP, Controller Family/Series:LPC21xx, Core Siz 制造商:NXP Semiconductors 功能描述:MCU, 32BIT, ARM7TDMI-S, 128K, 64LQFP, Controller Family/Series:LPC21xx, Core Size:16bit / 32bit, No. of I/O's:46, Supply Voltage Min:1.65V, Supply Voltage Max:1.95V, Digital IC Case Style:LQFP, No. of Pins:64, Program Memory , RoHS Compliant: Yes
LPC2114FBD64/01,15 功能描述:ARM微控制器 - MCU ARM7 128KF/16KRI2C RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT
LPC2114FBD64151 制造商:NXP Semiconductors 功能描述:IC 16/32BIT MCU ARM7 SMD LPC2114
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*