- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385498 > LPC3180FEL320 (NXP Semiconductors N.V.) 16-32-bit ARM microcontroller; hardware floating-point coprocessor, USB On-The-Go, and SDRAM memory interface PDF資料下載
參數(shù)資料
| 型號(hào)： | LPC3180FEL320 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 數(shù)學(xué)處理器 |
| 英文描述： | 16-32-bit ARM microcontroller; hardware floating-point coprocessor, USB On-The-Go, and SDRAM memory interface |
| 封裝： | LPC3180FEL320<SOT824-1 (LFBGA320)|<<http://www.nxp.com/packages/SOT824-1.html<1<Always Pb-free,;LPC3180FEL320/01<SOT824-1 (LFBGA320)|<<http://www.nxp.com/packages/SOT824- |
| 文件頁數(shù)： | 25/36頁 |
| 文件大?。?/td> | 763K |
| 代理商： | LPC3180FEL320 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
LPC3180_2
NXP B.V. 2007. All rights reserved.
Preliminary data sheet
Rev. 02 — 15 February 2007
25 of 36
NXP Semiconductors
LPC3180
16/32-bit ARM microcontroller with external memory interface
6.23 Reset
Reset is accomplished by an active low signal on the RESET_N input pin. A reset pulse
with a minimum width of 10 main oscillator clocks after the oscillator is stable is required to
guarantee a valid chip reset. At power-up, 10 milliseconds should be allowed for the
oscillator to start up and stabilize after V
DD
reaches operational voltage. An internal reset
with a minimum duration of 10 clock pulses will also be applied if the watchdog timer
generates an internal device reset.
6.24 Clocking and power control
Clocking in the LPC3180 is designed to be versatile, so that system and peripheral
requirements may be met, while allowing optimization of power consumption. Clocks to
most functions may be turned off if not needed, some peripherals do this automatically.
The LPC3180 includes three operational modes that give control over processing speed
and power consumption. In addition, clock rates to different functional blocks may be
controlled by changing clock sources, reconfiguring PLL values, or altering clock divider
configurations. This allows a trade-off of power versus processing speed based on
application requirements.
6.24.1
Crystal oscillator
The main oscillator is the basis for the clocks most chip functions use by default.
Optionally, many functions can be clocked instead by the output of a PLL (with a fixed
397x rate multiplication) which runs from the RTC oscillator. In this mode, the main
oscillator may be turned off unless the USB interface is enabled. If a SYSCLK frequency
other than 13 MHz is required in the application, or if the USB block is not used, the main
oscillator may be used with a frequency of between 1 MHz and 20 MHz.
6.24.2
PLLs
The LPC3180 includes three PLLs: one allows boosting the RTC frequency to
13.008896 MHz for use as the primary system clock; one provides the 48 MHz clock
required by the USB block; and one provides the basis for the CPU clock, the AHB bus
clock, and the main peripheral clock.
The first PLL multiplies the 32768 Hz RTC clock by 397 to obtain a 13.008896 MHz clock.
The 397x PLL is designed for low power operation and low jitter. This PLL requires an
external RC loop filter for proper operation.
The other two PLLs accept an input clock from either the main oscillator or the output of
the 397x PLL. The input frequency is multiplied up to a higher frequency, then divided
down to provide the output clock.
The PLL input may initially be divided down by a pre-divider value ‘N’, which may have the
values 1, 2, 3, or 4. This pre-divider can allow a greater number of possibilities for the
output frequency.
Following the PLL input divider is the PLL multiplier. This can multiply the pre-divider
output by a value ‘M’, in the range of 1 through 256. The resulting frequency must be in
the range of 156 MHz to 320 MHz. The multiplier works by dividing the output of a Current
Controlled Oscillator (CCO) by the value of M, then using a phase detector to compare the
divided CCO output to the pre-divider output. The error value is used to adjust the CCO
frequency.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPC3220FET296 | ARM926EJ-S with 128 kB SRAM, USB High-speed OTG, SD-MMC, NAND flash controller |
| LPC3230FET296 | ARM926EJ-S with 256 kB SRAM, USB High-speed OTG, SD-MMC, NAND flash controller, LCD controller |
| LPC3240FET296 | ARM926EJ-S with 256 kB SRAM, USB High-speed OTG, SD-MMC, NAND flash controller, Ethernet |
| LPV531 | Programmable Micropower CMOS Input, Rail-to-Rail Output Operational Amplifier |
| LPV531MK | Programmable Micropower CMOS Input, Rail-to-Rail Output Operational Amplifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC3180FEL320,551 | 功能描述:ARM微控制器 - MCU ARM9 FLTNG PNT CO-PR FLTNG POINT CO-PROC RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LPC3180FEL320/01 | 制造商:NXP Semiconductors 功能描述:MCU 16-Bit/32-Bit LPC3100 ARM926EJ-S RISC ROMLess 1.2V/1.8V/3.3V 320-Pin LFBGA Tray |
| LPC3180FEL320/01,5 | 功能描述:ARM微控制器 - MCU ARM9 64KRAM VFP USB OTG BGA320 RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LPC3180FEL320/015 | 制造商:NXP Semiconductors 功能描述:MCU ARM9 320LFBGA |
| LPC3180FEL320551 | 制造商:NXP Semiconductors 功能描述:IC 32BIT MCU 208MHZ LFBGA-320 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。