參數(shù)資料
型號(hào): LPC47M112-MC
廠商: STANDARD MICROSYSTEMS CORP
元件分類: 外設(shè)及接口
英文描述: ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE
中文描述: MULTIFUNCTION PERIPHERAL, PQFP100
封裝: 14 X 20 MM, QFP-100
文件頁(yè)數(shù): 188/228頁(yè)
文件大小: 1269K
代理商: LPC47M112-MC
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)當(dāng)前第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)
SMSC DS – LPC47M192
Page 188
Rev. 03/30/05
DATASHEET
NAME/DEFAULT
REGISTER
OFFSET
(hex)
47
Bits[6:0] are
Read Only;
Bit[7] is (R/W)
DESCRIPTION
VID Register
Default:
Bits[7:4]=0000
Bits[3:0]=VID3-
VID0 on HVCC
POR
Initialization
and
Bits[3:0] VID[3:0]
The VID[3:0] inputs from Pentium/PRO power supplies to indicate
the operating voltage (e.g. 1.5V to 2.9V).
Bits[6:4] Reserved
Bit[7] RESET# Enable
0= Enables A0 pin for lowest order programmable bit of SMBus
address (Default)
1= Enables the RESET# pin output function
Bit[0] VID 4
VID 4 Input (If selected).
Bits[6:1] Reserved
Bit[7] Reserved1
VID4 Register
Default:
Bits[7]=1,
Bits[6:1]=0
Bit[0]=VID4
HVCC POR and
Initialization
Test
Register
Default = 0x00
on HVCC POR
and Initialization
on
49
(R)
Mode
4A
(R/W)
Bit[0] selects the ADC test mode. The default for this bit is zero,
which deactivates ADC test mode.
Bit[1] selects the digital test mode. The default for this bit is zero,
which deactivates digital test mode.
Bit[2] selects the external clock test mode. The default for this bit
is zero, which deactivates external oscillator clock test mode.
Bit[3] selects either 8 or 1 averaging for the ADC test mode. The
default for this bit is zero, which sets the averaging to 8 for the
ADC test mode. A one in this bit selects no averaging.
Bit[4] selects the oscillator clock to be muxed out on the VID2 pin.
The default for this bit is zero, which deactivates mux oscillator
clock test mode.
Bits[7:5] are used by the analog block for test purposes. These
three
bits
of
register
4Ah
dig_test_an_pad[2:0]. These bits are also used to mux out either
the SDA line or the SCLK line to the VID3 pin. If bits[7:5] are ‘001’,
then the SDA line is muxed out onto the VID3 pin. If bits[7:5] are
‘010’, then the SCLK line is muxed out onto the VID3 pin.
Bit[0] indicates that no NACK was generated by the host during
either a read byte protocol or a receive byte protocol.
Bit[1] indicates a read or a write was attempted to an invalid
register location.
Bit[2] indicates a write to a read only register was attempted
Bit[3] indicates a receive byte protocol was attempted when the
address pointer register pointed to the 00h location. This is the
default register location on power on reset. As noted in the “Bus
Protocols” section of the “Hardware Monitoring Interface” section,
the Internal Address register should be set up with a valid address
location by either a send byte protocol or a write byte protocol
after power-on-reset, before the receive byte protocol.
Bit[4] indicates an invalid slave address was detected.
Bit[5] indicates a premature stop was detected.
Bit[6] indicates an error was detected during the SMBus Receive
Byte Protocol Response to an ARA.
Bit[7] is reserved.
are
muxed
out
on
pins
Error
Register
Default = 0x00
on HVCC POR
and Initialization
Debug
4B
(R)
相關(guān)PDF資料
PDF描述
LPC47M112-MW ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE
LPC47N252-SD Advanced Notebook I/O Controller with On-Board FLASH
LPC47N252-SG Advanced Notebook I/O Controller with On-Board FLASH
LPC47M172-NR ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC
LPC47N267-MN 100 Pin LPC Notebook I/O with X-Bus Interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LPC47M112-MW 功能描述:以太網(wǎng) IC Enhanced Super I/O Cntrl LPC Interface RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
LPC47M133-NC 制造商:SMSC 功能描述:
LPC47M140-NC 制造商:SMSC 制造商全稱:SMSC 功能描述:128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
LPC47M141-NC 制造商:SMSC 制造商全稱:SMSC 功能描述:128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
LPC47M142-NC 制造商:Rochester Electronics LLC 功能描述:- Bulk