參數(shù)資料
型號(hào): LPC47N350
廠商: SMSC Corporation
英文描述: LEGACY FREE KEYBOARD EMBEDDED CONTROLLER WITH SPI AND LPC DOCKING INTERFACE
中文描述: 傳統(tǒng)的嵌入式免費(fèi)鍵盤和LPC對(duì)接的SPI接口控制器
文件頁數(shù): 64/228頁
文件大?。?/td> 1269K
代理商: LPC47N350
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當(dāng)前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁
ENHANCED DUMPREG
The DUMPREG command is designed to support system run-time diagnostics and application software development
and debug. To accommodate the LOCK command and the enhanced PERPENDICULAR MODE command the
eighth byte of the DUMPREG command has been modified to contain the additional data from these two commands.
SMSC DS – LPC47M192
Page 64
Rev. 03/30/05
DATASHEET
COMPATIBILITY
The LPC47M192 was designed with software compatibility in mind. It is a fully backwards- compatible solution with
the older generation 765A/B disk controllers. The FDC also implements on-board registers for compatibility with the
PS/2, as well as PC/AT and PC/XT, floppy disk controller subsystems. After a hardware reset of the FDC, all
registers, functions and enhancements default to a PC/AT, PS/2 or PS/2 Model 30 compatible operating mode,
depending on how the IDENT and MFM bits are configured by the system BIOS.
7.4.5 DIRECT SUPPORT FOR TWO FLOPPY DRIVES
The MTR1# function is on pin 43. MTR1# is the second alternate function on the GP22 pin. Pin 43 has the IO12
buffer type.
The MTR1# function is selectable as open drain or push pull as MTR0# is through bit 6 of the FDD Mode Register in
CRF0 of LD 0. This overrides the selection of the output type through bit 7 of the GPIO control register. It is also
controlled by bit 7 of the FDD Mode Register.
The DS1# function is on pin 41. DS1# is the second alternate function on the GP21 pin. Pin 42 has IO12 buffer type.
The DS1# function is selectable as open drain or push pull as DS0# is through bit 6 of the FDD Mode Register in
CRF0 of Logical Device 0. This overrides the selection of the output type through bit 7 of the GPIO control register.
It is also controlled by bit 7 of the FDD Mode register.
See the Runtime Registers section for register information.
Disk Change Support for Second Floppy
Bit[1] in the Force Disk Change register supports the second floppy. Setting either of the Force Disk Change bits
active forces the internal FDD nDSKCHG active when the appropriate drive has been selected. The Force Disk
Change register is defined in the Runtime Registers section.
Force Write Protect Support for Second Floppy
Bit[0] in the Device Disable register and FDD Option register support floppy write protect.
See the Runtime Registers section for Device Disable register description and the Configuration Registers section for
FDD Option register description.
7.4.6 FDC SWAP BIT
The FDC_SWAP bit in the FDD Mode Register (configuration register 0xF0) can be used to swap Drive 0 and Drive 1.
The FDC_SWAP is defined as follows:
Bit[4] FDC_SWAP
0 = Do Not Swap (default)
1 = Swap Drive 0 (nDS, nMTR pins) with Drive 1 (nDS, nMTR pins)
7.5 SERIAL PORT (UART)
The LPC47M192 incorporates two full function UARTs. They are compatible with the 16450, the 16450 ACE
registers and the 16C550A. The UARTS perform serial-to-parallel conversion on received characters and parallel-to-
serial conversion on transmit characters. The data rates are independently programmable from 460.8K baud down to
50 baud. The character options are programmable for 1 start; 1, 1.5 or 2 stop bits; even, odd, sticky or no parity; and
prioritized interrupts. The UARTs each contain a programmable baud rate generator that is capable of dividing the
input clock or crystal by a number from 1 to 65535. The UARTs are also capable of supporting the MIDI data rate.
Refer to the Configuration Registers for information on disabling, power down and changing the base address of
the UARTs. The interrupt from a UART is enabled by programming OUT2 of that UART to a logic “1”. OUT2 being a
logic “0” disables that UART’s interrupt. The second UART also supports IrDA, HP-SIR and ASK-IR modes of
operation.
相關(guān)PDF資料
PDF描述
LPC47N217 64 - PIN SUPUR I/O WITH LPC INTERFACE
LPC47N217-JN 64 - PIN SUPUR I/O WITH LPC INTERFACE
LPC47N217-JV 64 - PIN SUPUR I/O WITH LPC INTERFACE
LPC47N227 100 Pin Super I/O with LPC Interface for Notebook Applications
LPC47M172 ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LPC47N350-NC 功能描述:輸入/輸出控制器接口集成電路 Advncd I/O Contrllr RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
LPC47N350-NU 功能描述:輸入/輸出控制器接口集成電路 Advanced I/O Controller RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
LPC47N354-AAQ 制造商:SMSC 功能描述:
LPC47S422 制造商:SMSC 制造商全稱:SMSC 功能描述:Enhanced Super I/O with LPC Interface for Server Applications
LPC47S422-MS 功能描述:輸入/輸出控制器接口集成電路 Enhanced Super I/O Controller RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray