- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377685 > LT1122ACJ8 (LINEAR TECHNOLOGY CORP) JT 18C 18#20 PIN WALL RECP PDF資料下載
參數(shù)資料
| 型號： | LT1122ACJ8 |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | 運(yùn)動控制電子 |
| 英文描述： | JT 18C 18#20 PIN WALL RECP |
| 中文描述： | OP-AMP, 1400 uV OFFSET-MAX, 14 MHz BAND WIDTH, CDIP8 |
| 封裝： | HERMETIC SEALED, DIP-8 |
| 文件頁數(shù)： | 7/8頁 |
| 文件大?。?/td> | 249K |
| 代理商： | LT1122ACJ8 |
7
LT1122
U
S
A
O
PPLICATI
IU
U
When the feedback around the op amp is resistive (R
F
), a
pole will be created with R
F,
the source resistance and
capacitance (R
S
, C
S
), and the amplifier input capacitance
(C
IN
≈
4pF). In low closed loop gain configurations and
with R
S
and R
F
in the kilohm range, this pole can create
excess phase shift and even oscillation. A small capacitor
(C
F
) in parallel with R
F
eliminates this problem. With
R
S
(C
S
+ C
IN
) = R
F
C
F
, the effect of the feedback pole is
completely removed.
Settling Time Measurements
Settling time test circuits shown on some competitive
devices’ data sheets require:
1. A “flat top” pulse generator. Unfortunately, flat top
pulse generators are not commercially available.
2. A variable feedback capacitor around the device under
test. This capacitor varies over a four to one range.
Presumably, as each op amp is measured for settling
time, the capacitor is fine tuned to optimize settling
time for that particular device.
3. A small inductor load to optimize settling.
The LT1122’s settling time is 100% tested in the test
circuit shown. No “flat top” pulse generator is required.
The test circuit can be readily constructed, using commer-
cially available ICs. Of course, standard high frequency
board construction techniques should be followed. All
LT1122s are measured with a constant feedback capaci-
tor. No fine tuning is required.
Speed Boost/Overcompensation Terminal
Pin 8 of the LT1122 can be used to change the input stage
operating current of the device. Shorting pin 8 to the
positive supply (Pin 7) increases slew rate and bandwidth
by about 25%, but at the expense of a reduction in phase
margin by approximately 18 degrees. Unity gain capaci-
tive load handling decreases from typically 500pF to
100pF.
Conversely, connecting a 15k resistor from pin 8 to
ground pulls 1mA out of pin 8 (with V
+
= 15V). This
reduces slew rate and bandwidth by 25%. Phase margin
and capacitive load handling improve; the latter typically
increasing to 800pF.
High Speed Operation
As with most high speed amplifiers, care should be taken
with supply decoupling, lead dress and component
placement.
The power supply connections to the LT1122 must main-
tain a low impedance to ground over a bandwidth of
20MHz. This is especially important when driving a signifi-
cant resistive or capacitive load, since all current delivered
to the load comes from the power supplies. Multiple high
quality bypass capacitors are recommended for each
power supply line in any critical application. A 0.1
μ
F
ceramic and a 1
μ
F electrolytic capacitor, as shown, placed
as close as possible to the amplifier (with short lead
lengths to power supply common) will assure adequate
high frequency bypassing, in most applications.
R
S
C
S
C
IN
R
F
C
F
OUTPUT
+
–
LT1122TA04
V+
7
2
6
3
4
1 F
0.1 F
μ
1 F
0.1 F
+
V–
LT1122
LT1122TA03
+
+
–
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no represen-
tation that the interconnection of circuits as described herein will not infringe on existing patent rights.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LT1122BMJ8 | Fast Settling, JFET Input Operational Amplifier |
| LT1122 | High Speed and Precision Performance, JFET Input Operational Amplifier(具有高速和精密性能的結(jié)型場效應(yīng)管輸入運(yùn)算放大器) |
| LT1123CST | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| LT1123CZ | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| LT1123 | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LT1122ACN8 | 功能描述:IC OP-AMP JFET FAST-SETTLNG 8DIP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
| LT1122ACN8#PBF | 功能描述:IC OP-AMP JFET FAST-SETTLNG 8DIP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
| LT1122AM | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Fast Settling, JFET Input Operational Amplifier |
| LT1122AMJ8 | 制造商:Linear Technology 功能描述:OP Amp Single GP 20V 8-Pin CDIP |
| LT1122BC | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Fast Settling, JFET Input Operational Amplifier |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。