參數(shù)資料
型號: LT1719IS6
廠商: LINEAR TECHNOLOGY CORP
元件分類: 運動控制電子
英文描述: 4.5ns Single/Dual Supply 3V/5V Comparator with Rail-to-Rail Output
中文描述: COMPARATOR, 3500 uV OFFSET-MAX, 7 ns RESPONSE TIME, PDSO6
封裝: PLASTIC, SOT-23, 6 PIN
文件頁數(shù): 8/16頁
文件大?。?/td> 234K
代理商: LT1719IS6
8
LT1719
APPLICATIO
S I
N
FOR
ATIO
U
Figure 2 shows a typical topside layout of the LT1719 on
such a multilayer board. Shown is the topside metal etch
including traces, pin escape vias, and the land pads for an
SO-8 LT1719 and its adjacent X7R 10nF bypass capacitors
in the 1206 case.
W
U
than +V
S
. Therefore, if driven by a standard TTL gate, a
pull-up resistor should be used. Because shutdown is
active high, this resistor adds little power drain during
shutdown.
For applications that do not use the shutdown feature, it
may be helpful to tie the shutdown control to ground
through a 100
resistor rather than directly. This allows
the SHDN pin to be pulled high during debug or in-circuit
test (bed of nails) so that the output node can be wiggled
without damaging the low impedance output driver of the
LT1719.
The shutdown state is not guaranteed to be useful as a
multiplexer. Digital signals can have extremely fast edge
rates that may be enough to momentarily activate the
LT1719 output stage via internal capacitive coupling. No
damage to the LT1719 will result, but this could prove
deleterious to the intended recipient of the signal.
The LT1719 includes a FET pull-up on the shutdown
control pin (see Simplified Schematic) as well as other
internal structures to make the shutdown state current
drain <<1
μ
A. Shutdown is guaranteed with an open circuit
on the shutdown control pin. When the shutdown control
pin is driven to +V
S
– 0.5V, the 70k
linear region
impedance of the pull-up FET will cause a current flow of
7
μ
A (typ) into the +V
S
pin and out the shutdown pin.
Currents in all other power supply terminals will be <1
μ
A.
Power Supply Sequencing
The LT1719 is designed to tolerate any power supply
sequencing at system turn-on and power down. In any of
the previously shown power supply configurations, the
various supplies can activate in any order without exces-
sive current drain by the LT1719.
As always, the Absolute Maximum Ratings must not be
exceeded, either on the power supply terminals or the
input terminals. Power supply sequencing problems can
occur when input signals are powered from supplies that
are independent of the LT1719’s supplies. For the com-
parator inputs, the signals should be powered from the
same V
CC
and V
EE
supplies as the LT1719. For the shut-
down input, the signal should be powered from the same
+V
S
as the LT1719.
1719 F02
Figure 2. Typical Topside Metal for Multilayer PCB Layouts
The ground trace from Pin 5 runs under the device up to
the bypass capacitor, shielding the inputs from the
outputs. Note the use of a common via for the LT1719 and
the bypass capacitors, which minimizes interference from
high frequency energy running around the ground plane or
power distribution traces.
The supply bypass should include an adjacent
10nF ceramic capacitor and a 2.2
μ
F tantalum capacitor no
farther than 5cm away; use more capacitance on +V
S
if
driving more than 4mA loads. To prevent oscillations, it is
helpful to balance the impedance at the inverting and
noninverting inputs; source impedances should be kept
low, preferably 1k
or less.
The outputs of the LT1719 are capable of very high slew
rates. To prevent overshoot, ringing and other problems
with transmission line effects, keep the output traces
shorter than 10cm, or be sure to terminate the lines to
maintain signal integrity. The LT1719 can drive DC termi-
nations of 200
or more, but lower characteristic imped-
ance traces can be used with series termination or AC
termination topologies.
Shutdown Control
The LT1719 features a shutdown control pin for reduced
quiescent current when the comparator is not needed.
During shutdown, the inputs and the outputs become high
impedances. The LT1719 is enabled when the shutdown
input is pulled low. A logic high disables the comparator.
The logic interface is based on the output power rails, +V
S
and GND, with a threshold roughly two diode drops less
相關(guān)PDF資料
PDF描述
LT1721CS Dual/Quad, 4.5ns, Single Supply 3V/5V Comparators with Rail-to-Rail Outputs
LT1721IGN Dual/Quad, 4.5ns, Single Supply 3V/5V Comparators with Rail-to-Rail Outputs
LT1720IS8 Dual/Quad, 4.5ns, Single Supply 3V/5V Comparators with Rail-to-Rail Outputs
LT1720 Dual/Quad, 4.5ns, Single Supply 3V/5V Comparators with Rail-to-Rail Outputs
LT1721 Dual/Quad, 4.5ns, Single Supply 3V/5V Comparators with Rail-to-Rail Outputs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LT1719IS6#PBF 制造商:Linear Technology 功能描述:Comparator Single R-R O/P 制造商:Linear Technology 功能描述:IC ANALOG COMP 1 4.5ns TSOT-23 制造商:Linear Technology 功能描述:IC, ANALOG COMP, 1, 4.5ns, TSOT-23 制造商:Linear Technology 功能描述:IC, ANALOG COMP, 1, 4.5ns, TSOT-23; Comparator Type:High Speed; No. of Comparators:1; Response Time:4.5ns; Supply Voltage Range:2.7V to 6V; Amplifier Case Style:TSOT-23; No. of Pins:6; IC Output Type:CMOS, TTL; Supply Current:4.6mA ;RoHS Compliant: Yes
LT1719IS6#TR 功能描述:IC COMP R-RINOUT SINGLE SOT23-6 RoHS:否 類別:集成電路 (IC) >> 線性 - 比較器 系列:UltraFast™ 標準包裝:25 系列:- 類型:帶電壓基準 元件數(shù):4 輸出類型:CMOS,開路漏極,TTL 電壓 - 電源,單路/雙路(±):2 V ~ 11 V,±1 V ~ 5.5 V 電壓 - 輸入偏移(最小值):10mV @ 5V 電流 - 輸入偏壓(最小值):- 電流 - 輸出(標準):0.015mA @ 5V 電流 - 靜態(tài)(最大值):8.5µA CMRR, PSRR(標準):80dB CMRR,80dB PSRR 傳輸延遲(最大):12µs 磁滯:50mV 工作溫度:0°C ~ 70°C 封裝/外殼:16-DIP(0.300",7.62mm) 安裝類型:通孔 包裝:管件
LT1719IS6#TRM 功能描述:IC COMP R-RINOUT SINGLE SOT23-6 RoHS:否 類別:集成電路 (IC) >> 線性 - 比較器 系列:UltraFast™ 標準包裝:25 系列:- 類型:帶電壓基準 元件數(shù):4 輸出類型:CMOS,開路漏極,TTL 電壓 - 電源,單路/雙路(±):2 V ~ 11 V,±1 V ~ 5.5 V 電壓 - 輸入偏移(最小值):10mV @ 5V 電流 - 輸入偏壓(最小值):- 電流 - 輸出(標準):0.015mA @ 5V 電流 - 靜態(tài)(最大值):8.5µA CMRR, PSRR(標準):80dB CMRR,80dB PSRR 傳輸延遲(最大):12µs 磁滯:50mV 工作溫度:0°C ~ 70°C 封裝/外殼:16-DIP(0.300",7.62mm) 安裝類型:通孔 包裝:管件
LT1719IS6#TRMPBF 功能描述:IC COMP R-RINOUT SINGLE SOT23-6 RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:UltraFast™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:帶電壓基準 元件數(shù):4 輸出類型:開路漏極 電壓 - 電源,單路/雙路(±):2.5 V ~ 11 V,±1.25 V ~ 5.5 V 電壓 - 輸入偏移(最小值):10mV @ 5V 電流 - 輸入偏壓(最小值):- 電流 - 輸出(標準):0.015mA @ 5V 電流 - 靜態(tài)(最大值):8.5µA CMRR, PSRR(標準):80dB CMRR,80dB PSRR 傳輸延遲(最大):- 磁滯:- 工作溫度:0°C ~ 70°C 封裝/外殼:16-SOIC(0.154",3.90mm 寬) 安裝類型:表面貼裝 包裝:管件 產(chǎn)品目錄頁面:1386 (CN2011-ZH PDF)
LT1719IS6#TRPBF 功能描述:IC COMP R-RINOUT SINGLE SOT23-6 RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:UltraFast™ 標準包裝:25 系列:- 類型:帶電壓基準 元件數(shù):4 輸出類型:CMOS,開路漏極,TTL 電壓 - 電源,單路/雙路(±):2 V ~ 11 V,±1 V ~ 5.5 V 電壓 - 輸入偏移(最小值):10mV @ 5V 電流 - 輸入偏壓(最小值):- 電流 - 輸出(標準):0.015mA @ 5V 電流 - 靜態(tài)(最大值):8.5µA CMRR, PSRR(標準):80dB CMRR,80dB PSRR 傳輸延遲(最大):12µs 磁滯:50mV 工作溫度:0°C ~ 70°C 封裝/外殼:16-DIP(0.300",7.62mm) 安裝類型:通孔 包裝:管件