參數(shù)資料
型號: LT3724IFE
廠商: LINEAR TECHNOLOGY CORP
元件分類: 穩(wěn)壓器
英文描述: RADIATION HARDENED HIGH EFFICIENCY, 5 AMP SWITCHING REGULATORS
中文描述: 0.3 A SWITCHING CONTROLLER, 220 kHz SWITCHING FREQ-MAX, PDSO16
封裝: 4.4 MM, PLASTIC, TSSOP-16
文件頁數(shù): 6/24頁
文件大小: 240K
代理商: LT3724IFE
LT3724
6
3724f
PIU
V
IN
(Pin 1):
The V
IN
pin is the main supply pin and should
be decoupled to SGND with a low ESR capacitor located
close to the pin.
NC (Pin 2):
No Connection.
SHDN (Pin 3):
The SHDN pin has a precision IC enable
threshold of 1.35V (rising) with 120mV of hysteresis. It is
used to implement an undervoltage lockout (UVLO) cir-
cuit. See Application Information section for implement-
ing a UVLO function. When the SHDN pin is pulled below
a transistor V
BE
(0.7V), a low current shutdown mode is
entered, all internal circuitry is disabled and the V
IN
supply
current is reduced to approximately 9
μ
A. Typical pin input
bias current is <10
μ
A and the pin is internally clamped to
6V.
C
SS
(Pin 4):
The soft-start pin is used to program the
supply soft-start function. The pin is connected to V
OUT
via
a ceramic capacitor (C
SS
) and 200k
series resistor.
During start-up, the supply output voltage slew rate is
controlled to produce a 2
μ
A average current through the
soft-start coupling capacitor. Use the following formula to
calculate C
SS
for a given output voltage slew rate:
C
SS
= 2
μ
A(t
SS
/V
OUT
)
See the application section for more information on set-
ting the rise time of the output voltage during start-up.
Shorting this pin to SGND disables the soft-start function.
BURST_EN (Pin 5):
The BURST_EN pin is used to enable
or disable Burst Mode operation. Connect the BURST_EN
pin to ground to enable the burst mode function. Connect
the pin to V
CC
to disable the burst mode function.
V
FB
(Pin 6):
The output voltage feedback pin, V
FB
, is
externally connected to the supply output voltage via a
resistive divider. The V
FB
pin is internally connected to the
inverting input of the error amplifier. In regulation, V
FB
is
1.231V.
V
C
(Pin 7):
The V
C
pin is the output of the error amplifier
whose voltage corresponds to the maximum (peak) switch
current per oscillator cycle. The error amplifier is typically
configured as an integrator circuit by connecting an RC
network from the V
C
pin to SGND. This circuit creates the
dominant pole for the converter regulation control loop.
Specific integrator characteristics can be configured to
optimize transient response. Connecting a 100pF or greater
high frequency bypass capacitor from this pin to ground
is recommended. When Burst Mode operation is enabled
(see Pin 5 description), an internal low impedance clamp
on the V
C
pin is set at 100mV below the burst threshold,
which limits the negative excursion of the pin voltage.
Therefore, this pin cannot be pulled low with a low imped-
ance source. If the V
C
pin must be externally manipulated,
do so through a 1k
series resistance.
SGND (Pin 8, 17):
The SGND pin is the low noise ground
reference. It should be connected to the –V
OUT
side of the
output capacitors. Careful layout of the PCB is necessary
to keep high currents away from this SGND connection.
See the Application Information section for helpful hints
on PCB layout of grounds.
SENSE
(Pin 9):
The SENSE
pin is the negative input for
the current sense amplifier and is connected to the V
OUT
side of the sense resistor for step-down applications. The
sensed inductor current limit is set to 150mV across the
SENSE inputs.
SENSE
+
(Pin 10):
The SENSE
+
pin is the positive input for
the current sense amplifier and is connected to the induc-
tor side of the sense resistor for step-down applications.
The sensed inductor current limit is set to 150mV across
the SENSE inputs.
PGND (Pin 11):
The PGND pin is the high-current ground
reference for internal low side switch and the V
CC
regulator
circuit. Connect the pin directly to the negative terminal of
the V
CC
decoupling capacitor. See the Application Infor-
mation section for helpful hints on PCB layout of grounds.
V
CC
(Pin 12):
The V
CC
pin is the internal bias supply
decoupling node. Use low ESR 1
μ
F ceramic capacitor to
decouple this node to PGND. Most internal IC functions
are powered from this bias supply. An external diode
connected from V
CC
to the BOOST pin charges the
bootstrapped capacitor during the off-time of the main
power switch. Back driving the V
CC
pin from an external DC
voltage source, such as the V
OUT
output of the buck
regulator supply, increases overall efficiency and reduces
power dissipation in the IC. In shutdown mode this pin
sinks 20
μ
A until the pin voltage is discharged to 0V.
NC (Pin 13):
No Connection.
相關(guān)PDF資料
PDF描述
LTC1702A RADIATION HARDENED HIGH EFFICIENCY, 5 AMP SWITCHING REGULATORS
LT3724 RADIATION HARDENED HIGH EFFICIENCY, 5 AMP SWITCHING REGULATORS
LT3800 RADIATION HARDENED HIGH EFFICIENCY, 5 AMP SWITCHING REGULATORS
LT3781 DIODE, SCHOTTKY, 200MA, 30V, LOW LEAKAGE
LT3781EG Bootstrap Start Dual Transistor Synchronous Forward Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LT3724IFE#PBF 功能描述:IC REG CTRLR BST INV PWM 16TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:1MHz 占空比:50% 電源電壓:9 V ~ 10 V 降壓:無 升壓:是 回掃:是 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP(0.173",4.40mm 寬) 包裝:帶卷 (TR)
LT3724IFE#PBF 制造商:Linear Technology 功能描述:DC-DC CONVERTER BUCK 200KHZ 制造商:Linear Technology 功能描述:DC-DC CONVERTER, BUCK, 200KHZ, TSSOP-16
LT3724IFE#TRPBF 功能描述:IC REG CTRLR BST INV PWM 16TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:4,500 系列:PowerWise® PWM 型:控制器 輸出數(shù):1 頻率 - 最大:1MHz 占空比:95% 電源電壓:2.8 V ~ 5.5 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 125°C 封裝/外殼:6-WDFN 裸露焊盤 包裝:帶卷 (TR) 配用:LM1771EVAL-ND - BOARD EVALUATION LM1771 其它名稱:LM1771SSDX
LT3724IFE-PBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:High Voltage, Current Mode Switching Regulator Controller
LT3724IFE-TRPBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:High Voltage, Current Mode Switching Regulator Controller