V CLK 50/100 AGND
參數(shù)資料
型號(hào): LTC1064CSW#TR
廠商: Linear Technology
文件頁數(shù): 17/20頁
文件大?。?/td> 0K
描述: IC FILTER LP BLD BLK QUAD 24SOIC
標(biāo)準(zhǔn)包裝: 1,000
濾波器類型: 通用開關(guān)電容器
頻率 - 截止或中心: 140kHz
濾波器數(shù): 4
濾波器階數(shù): 8th
電源電壓: ±2.37 V ~ 8 V
安裝類型: 表面貼裝
封裝/外殼: 24-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 24-SOIC
包裝: 帶卷 (TR)
LTC1064
6
1064fb
24
23
22
21
20
19
18
17
16
15
14
13
1
2
3
4
5
6
7
8
9
10
11
12
V
CLK
50/100
AGND
V+
ANALOG
GROUND
PLANE
NOTE: PINS 5, 8, 20, IF NOT USED, SHOULD BE CONNECTED TO PIN 6
CLOCK INPUT
V+ = 15V, TRIP VOLTAGE = 7V
V+ = 10V, TRIP VOLTAGE = 6.4V
V+ = 5V, TRIP VOLTAGE = 3V
TO DIGITAL
GROUND
V+
LTC1064
0.1
F
5k
1064 F01
5k
1
F
V+/2
+
PIN FUNCTIONS
UU
U
AGND (Pin 6): Analog Ground. When the LTC1064 oper-
ates with dual supplies, Pin 6 should be tied to system
ground. When the LTC1064 operates with a single positive
supply, the analog ground pin should be tied to 1/2 supply
and it should be bypassed with a 1
F solid tantalum in
parallel with a 0.1
F ceramic capacitor, Figure 1. The
positive input of all the internal op amps, as well as the
common reference of all the internal switches, are inter-
nally tied to the analog ground pin. Because of this, a very
“clean” ground is recommended.
50/100 (Pin 17): By tying Pin 17 to V +, all filter sections
operate with a clock-to-center frequency ratio internally
set at 50:1. When Pin 17 is at mid-supplies, sections B and
C operate with (fCLK/fO) = 50:1 and sections A and D
operate at 100:1. When Pin 17 is shorted to the negative
supply pin, all filter sections operate with (fCLK/fO) =
100:1.
V +, V (Pins 7, 19): Power Supplies. They should be
bypassed with a 0.1
F ceramic capacitor. Low noise,
nonswitching power supplies are recommended. The de-
vice operates with a single 5V supply and with dual
supplies. The absolute maximum operating power supply
voltage is
±8V.
CLK (Pin 18): Clock. For
±5V supplies the logic threshold
level is 1.4V. For
±8V and 0V to 5V supplies the logic
threshold levels are 2.2V and 3V respectively. The logic
threshold levels vary
±100mV over the full military tem-
perature range. The recommended duty cycle of the input
clock is 50%, although for clock frequencies below 500kHz,
the clock “on” time can be as low as 200ns. The maximum
clock frequency for
±5V supplies is 4MHz. For ±7V
supplies and above, the maximum clock frequency is
7MHz.
Figure 1. Single Supply Operation
相關(guān)PDF資料
PDF描述
LTC1564CG#TRPBF IC ANTIALIASING FILTER 16-SSOP
LTC1164CSW#PBF IC FILTER BUILDING BLOCK 24-SOIC
LTC1164CSW IC FILTER BUILDING BLOCK 24-SOIC
LTC1064CSW IC FILTR BUILDNG BLK QUAD 24SOIC
LTC1564CG IC ANTIALIASING FILTER 16-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC1064M 制造商:LINER 制造商全稱:Linear Technology 功能描述:Low Noise, Fast, Quad Universal Filter Building Block
LTC1064MJ 制造商:LINER 制造商全稱:Linear Technology 功能描述:Low Noise, Fast, Quad Universal Filter Building Block
LTC1065 制造商:LINER 制造商全稱:Linear Technology 功能描述:DC Accurate, Clock-Tunable Linear Phase 5th Order Bessel Lowpass Filter
LTC1065_09 制造商:LINER 制造商全稱:Linear Technology 功能描述:DC Accurate, Clock-Tunable Linear Phase 5th Order Bessel Lowpass Filter
LTC1065C 制造商:LINER 制造商全稱:Linear Technology 功能描述:DC Accurate, Clock-Tunable Linear Phase 5th Order Bessel Lowpass Filter