fCLK – f<" />
參數(shù)資料
型號: LTC1066-1CSW#PBF
廠商: Linear Technology
文件頁數(shù): 5/20頁
文件大?。?/td> 0K
描述: IC FILTR 8TH ORDR LOWPASS 18SOIC
標(biāo)準(zhǔn)包裝: 40
濾波器類型: 貝塞爾,低通開關(guān)電容器
頻率 - 截止或中心: 50kHz
濾波器數(shù): 1
濾波器階數(shù): 8th
電源電壓: 4.75 V ~ 16 V,±2.375 V ~ 8 V
安裝類型: 表面貼裝
封裝/外殼: 18-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 18-SOIC
包裝: 管件
產(chǎn)品目錄頁面: 1324 (CN2011-ZH PDF)
LTC1066-1
13
10661fa
ALIASED
OUTPUT
(dB)
0
–26
–85
INPUT FREQUENCY
1066-1 F07
fCLK – fC
2fCLK – fC
2fCLK – 4fC
fCLK – 4fC
fCLK + 4fC
2fCLK + 4fC
fCLK + fC
2fCLK + fC
fCLK
2fCLK
ALIASED
OUTPUT
(dB)
0
–60
–80
INPUT FREQUENCY
1066-1 F06
fCLK – fC
2fCLK – fC
2fCLK – 2.3fC
2fCLK + 2.3fC
fCLK + fC
2fCLK + fC
fCLK
2fCLK
APPLICATIONS INFORMATION
WU
U
Aliasing
In a sampled-data system the sampling theorem says that
if an input signal has any frequency components greater
than one half the sampling frequency, aliasing errors will
appear at the output. In practice, aliasing is not always a
serious problem. High order switched-capacitor lowpass
filters are inherently band limited and significant aliasing
occurs only for input signals centered around the clock
frequency and its multiples.
Figure 6 shows the LTC1066-1 aliasing response when
operated with a clock-to-cutoff frequency ratio of 50:1.
With a 50:1 ratio LTC1066-1 samples its input twice
during one clock period and the sampling frequency is
equal to two times the clock frequency.
The figure also shows the maximum aliased output gener-
ated for inputs in the range of 2fCLK ±fC. For instance, if the
LTC1066-1 is programmed to produce a cutoff frequency
of 20kHz with 1MHz clock, a 10mV, 1.02MHz input signal
will cause a 10
V aliased signal at 20kHz. This signal will
be buried in the noise. Maximum aliasing will occur only
for input signals in the narrow range of 2MHz
±20kHz or
multiples of 2MHz.
Figure 7 shows the LTC1066-1 aliased response when
operated with a clock-to-cutoff frequency ratio of 100:1
(linear phase response with pin 8 to ground).
Figure 6. Aliasing vs Frequency
fCLK/fC = 50:1 (Pin 8 to V
+)
Clock is a 50% Duty Cycle Square Wave
Figure 7. Aliasing vs Frequency
fCLK/fC = 100:1 (Pin 8 to Ground)
Clock is a 50% Duty Cycle Square Wave
相關(guān)PDF資料
PDF描述
VE-24J-IY-F2 CONVERTER MOD DC/DC 36V 50W
VE-20X-IY-F1 CONVERTER MOD DC/DC 5.2V 50W
LTC1064-2CN#PBF IC FILTR 8TH ORDR LOWPASS 14-DIP
VE-21Z-IY-F4 CONVERTER MOD DC/DC 2V 20W
LTC6605CDJC-14#PBF IC FILTER 14MHZ DUAL 22-DFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC1067 制造商:LINER 制造商全稱:Linear Technology 功能描述:Rail-to-Rail, Very Low Noise Universal Dual Filter Building Block
LTC1067-50 制造商:LINER 制造商全稱:Linear Technology 功能描述:Rail-to-Rail, Very Low Noise Universal Dual Filter Building Block
LTC1067-50CGN 功能描述:IC FILTR BLDNGBLK R-R DUAL16SSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 濾波器 - 有源 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 濾波器類型:連續(xù)時間,帶通低通 頻率 - 截止或中心:150kHz 濾波器數(shù):4 濾波器階數(shù):8th 電源電壓:4.74 V ~ 11 V,±2.37 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR)
LTC1067-50CGN#PBF 功能描述:IC FILTR BLDNGBLK R-R DUAL16SSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 濾波器 - 有源 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 濾波器類型:連續(xù)時間,帶通低通 頻率 - 截止或中心:150kHz 濾波器數(shù):4 濾波器階數(shù):8th 電源電壓:4.74 V ~ 11 V,±2.37 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR)
LTC1067-50CGN#TR 功能描述:IC FILTR BLD BLK DUAL R-R 16SSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 濾波器 - 有源 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 濾波器類型:連續(xù)時間,帶通低通 頻率 - 截止或中心:150kHz 濾波器數(shù):4 濾波器階數(shù):8th 電源電壓:4.74 V ~ 11 V,±2.37 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR)