- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9480 > LTC1091ACN8 (Linear Technology)IC DATA ACQ SYS 10BIT 2CH 8-DIP PDF資料下載
參數(shù)資料
| 型號： | LTC1091ACN8 |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 15/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DATA ACQ SYS 10BIT 2CH 8-DIP |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 類型： | 數(shù)據(jù)采集系統(tǒng)（DAS），ADC |
| 分辨率（位）： | 10 b |
| 數(shù)據(jù)接口： | 串行 |
| 電壓電源： | 雙 ± |
| 電源電壓： | ±5V，4.5V，10V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 8-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 8-PDIP |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
22
LTC1091/LTC1092
LTC1093/LTC1094
U
S
A
O
PPLICATI
WU
U
I FOR ATIO
Figure 8. “+” and “–” Input Settling Windows
“–” Input Settling
At the end of the sample phase the input capacitor switches
to the “–” input and the conversion starts (see Figure 8).
During the conversion, the “+” input voltage is effectively
“held” by the sample-and-hold and will not affect the
conversion result. However, it is critical that the “–” input
voltage settle completely during the first CLK cycle of the
conversion time and be free of noise. Minimizing RSOURCE–
and C2 will improve settling time. If large “–” input source
resistance must be used, the time allowed for settling can
be extended by using a slower CLK frequency. At the
maximum CLK rate of 500kHz, RSOURCE– < 1k and
C2 < 20pF will provide adequate settling.
Input Op Amps
When driving the analog inputs with an op amp it is
important that the op amp settle within the allowed time
(see Figure 8). Again, the “+” and “–” input sampling times
can be extended as previously described to accommodate
slower op amps. Most op amps, including the LT1006 and
LT1013 single supply op amps, can be made to settle well
even with the minimum settling windows of 3
s (“+”
input) and 2
s (“–” input) which occur at the maximum
clock rate of 500kHz. Figures 9 and 10 show examples of
adequate and poor op amp settling.
CLK
DIN
DOUT
“+” INPUT
“–” INPUT
SAMPLE
HOLD
“+” INPUT MUST
SETTLE DURING
THIS TIME
tSMPL
tCONV
CS
SGL/DIFF
START
MSBF
B9
1ST BIT TEST “–” INPUT MUST
SETTLE DURING THIS TIME
1091-4 F08
DON‘T CARE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7729ARUZ | IC ADC 15BIT DUAL W/DAC 28TSSOP |
| AD7729ARZ | IC ADC 15BIT DUAL W/DAC 28SOIC |
| AD7890AR-4REEL | IC DAS 12BIT 8CH 24-SOIC |
| LTC1296BISW#TR | IC DATA ACQ SYS 12BIT 5V 20SOIC |
| LTC1296BISW#PBF | IC DATA ACQ SYSTEM 12BIT 20-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1091ACN8#PBF | 功能描述:IC DATA ACQ SYS 10BIT 2CH 8-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| LTC1091AMJ8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System |
| LTC1091C | 制造商:LINER 制造商全稱:Linear Technology 功能描述:1-, 2-, 6- and 8-Channel, 10-Bit Serial I/O Data Acquisition Systems |
| LTC1091CJ8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System |
| LTC1091CN8 | 功能描述:IC DATA ACQ SYS 10BIT 2CH 8-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。