- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377735 > LTC1164ACN (LINEAR TECHNOLOGY CORP) Low Power, Low Noise, Quad Universal Filter Building Block PDF資料下載
參數(shù)資料
| 型號： | LTC1164ACN |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | 運動控制電子 |
| 英文描述： | Low Power, Low Noise, Quad Universal Filter Building Block |
| 中文描述： | QUAD SWITCHED CAPACITOR FILTER, BUTTERWORTH/BESSEL/ELLIPTIC/CHEBYSHEV, UNIVERSAL, PDIP24 |
| 封裝： | 0.300 INCH, PLASTIC, DIP-24 |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 204K |
| 代理商： | LTC1164ACN |
8
LTC1164-5
Power Supply (Pins 4, 12)
The V
+
(Pin 4) and the V
–
(Pin 12) should be bypassed with
a 0.1
μ
F capacitor to an adequate analog ground. The
filter’s power supplies should be isolated from other
digital or high voltage analog supplies. A low noise linear
supply is recommended. Using a switching power supply
will lower the signal-to-noise ratio of the filter. The supply
during power-up should have a slew rate less than 1V/
μ
s.
When V
+
is applied before V
–
, and V
–
can be more positive
than ground, a signal diode must be used to clamp V
–
.
Figures 1 and 2 show typical connections for dual and
single supply operation.
Clock Input (Pin 11)
Any TTL or CMOS clock source with a square-wave output
and 50% duty cycle (
±
10%) is an adequate clock source
for the device. The power supply for the clock source
should not be the filter’s power supply. The analog ground
for the filter should be connected to clock’s ground at a
single point only. Table 1 shows the clock’s low and high
level threshold value for a dual or single supply operation.
A pulse generator can be used as a clock source provided
the high level ON time is greater than 0.5
μ
s. Sine waves are
not recommended for clock input frequencies less than
100kHz, since excessively slow clock rise or fall times
generate internal clock jitter (maximum clock rise or fall
time
≤
1
μ
s). The clock signal should be routed from the
right side of the IC package to avoid coupling into any input
or output analog signal path. A 1k resistor between clock
source and Pin 11 will slow down the rise and fall times of
the clock to further reduce charge coupling, Figures 1
and 2.
Table 1. Clock Source High and Low Threshold Levels
POWER SUPPLY
Dual Supply >
±
3.4V
Dual Supply
≤
±
3.4V
Single Supply V
+
> 6.8V, V
–
= 0V
Single Supply V
+
< 6.8V, V
–
= 0V
HIGH LEVEL
≥
V
+
/3
≥
V
+
/3
≥
V
+
0.65
≥
V
+
/3
LOW LEVEL
≤
0.5V
≤
V
–
+ 0.5V
≤
0.5V + 1/2V
+
≤
0.5V
Analog Ground (Pins 3, 5)
The filter performance depends on the quality of the
analog signal ground. For either dual or single supply
operation, an analog ground plane surrounding the pack-
age is recommended. The analog ground plane should be
connected to any digital ground at a single point. For dual
supply operation, Pins 3 and 5 should be connected to the
analog ground plane. For single supply operation Pins 3
and 5 should be biased at 1/2 supply and they should be
bypassed to the analog ground plane with at least a 1
μ
F
capacitor (Figure 2). For single 5V operation at the highest
f
CLK
of 1MHz, Pins 3 and 5 should be biased at 2V. This
minimizes passband gain and phase variations (see Typi-
cal Performance Characteristics curves: Maximum Pass-
band for Single 5V, 50:1; and THD + Noise vs RMS Input
for Single 5V, 50:1).
PIU
Figure 1. Dual Supply Operation for f
CLK
/f
CUTOFF
= 100:1
Figure 2. Single Supply Operation for f
CLK
/f
CUTOFF
= 100:1
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
IN
5V
≤
V
+
≤
16V
1k
V
OUT
DIGITAL SUPPLY
+
GND
CLOCK SOURCE
1164-5 F02
+
LTC1164-5
0.1
μ
F
1
μ
F
10k
10k
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
IN
V
+
1k
V
–
V
OUT
LTC1164-5
DIGITAL SUPPLY
+
GND
CLOCK SOURCE
*
1164-5 F01
* OPTIONAL (SEE TEXT)
0.1
μ
F
0.1
μ
F
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1164ACS | Low Power, Low Noise, Quad Universal Filter Building Block |
| LTC1164AM | Low Power, Low Noise, Quad Universal Filter Building Block |
| LTC1164AMJ | Low Power, Low Noise, Quad Universal Filter Building Block |
| LTC1164C | Low Power, Low Noise, Quad Universal Filter Building Block |
| LTC1164CJ | Low Power, Low Noise, Quad Universal Filter Building Block |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1164ACN#PBF | 功能描述:IC FILTER BUILDING BLOCK 24-DIP RoHS:是 類別:集成電路 (IC) >> 接口 - 濾波器 - 有源 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 濾波器類型:連續(xù)時間，帶通低通 頻率 - 截止或中心:150kHz 濾波器數(shù):4 濾波器階數(shù):8th 電源電壓:4.74 V ~ 11 V，±2.37 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) |
| LTC1164ACS | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Low Power, Low Noise, Quad Universal Filter Building Block |
| LTC1164ACSW | 功能描述:IC FILTER BUILDING BLOCK 24-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 濾波器 - 有源 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 濾波器類型:連續(xù)時間，帶通低通 頻率 - 截止或中心:150kHz 濾波器數(shù):4 濾波器階數(shù):8th 電源電壓:4.74 V ~ 11 V，±2.37 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) |
| LTC1164ACSW#PBF | 功能描述:IC FILTER BUILDING BLOCK 24-SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 濾波器 - 有源 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 濾波器類型:連續(xù)時間，帶通低通 頻率 - 截止或中心:150kHz 濾波器數(shù):4 濾波器階數(shù):8th 電源電壓:4.74 V ~ 11 V，±2.37 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) |
| LTC1164ACSW#TR | 功能描述:IC FILTER LP 2ND ORD QUAD 24SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 濾波器 - 有源 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 濾波器類型:連續(xù)時間，帶通低通 頻率 - 截止或中心:150kHz 濾波器數(shù):4 濾波器階數(shù):8th 電源電壓:4.74 V ~ 11 V，±2.37 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。