參數(shù)資料
型號(hào): LTC1287
廠商: Linear Technology Corporation
英文描述: 3V Single Chip 12-Bit Data Acquisition System
中文描述: 3V的單芯片12位數(shù)據(jù)采集系統(tǒng)
文件頁(yè)數(shù): 11/16頁(yè)
文件大?。?/td> 324K
代理商: LTC1287
LTC1287
11
D
OUT
CLK
B11
HI-Z
B10
LTC1287 F8c
CS
1ST BIT TEST (–) INPUT MUST
SETTLE DURING THIS TIME
t
WHCS
t
SMPL
(+) INPUT MUST SETTLE DURING THIS TIME
(+) INPUT
(–) INPUT
U
S
A
O
PPLICATI
U
U
Figure 9. Adequate Settling of Op Amp Driving Analog Input
(see Figures 8a, 8b and 8c). Again the “+” and “–” input
sampling times can be extended as described above to
accommodate slower op amps. For single supply low
voltage application the LT1006, LT1013 and LT1014 can
be made to settle well even with the minimum settling
windows of 6
μ
s (“+” input) and 2
μ
s (“–” input) which
occur at the maximum clock rates (CLK = 500kHz).
Figures 9 and 10 show examples of adequate and poor op
amp settling. The LT1077, LT1078 or LT1079 can be used
here to reduce power consumption. Placing an RC network
at the output of the op amps will inprove the settling
response and also reduce the broadband noise.
effectively “held” by the sample and hold and will not affect
the conversion result. It is critical that the “–” input voltage
be free of noise and settle completely during the first CLK
cycle of the conversion. Minimizing R
SOURCE
– and C2 will
improve settling time. If large “–” input source resistance
must be used the time can be extended by using a slower
CLK frequency. At the maximum CLK frequency of 500kHz,
R
SOURCE
– < 200
and C2 < 20pF will provide adequate
settling.
Input Op Amps
When driving the analog inputs with an op amp it is
important that the op amp settles within the allowed time
HORIZONTAL: 500ns/DIV
Figure 8c. Setup Time (t
SUCS
) is Not Met
V
V
HORIZONTAL: 20
μ
s/DIV
Figure 10. Poor Op Amp Settling Can Cause A/D Errors
相關(guān)PDF資料
PDF描述
LTC1287CC Single Channel Codec-Bandwidth Independent of Sampling Rate 64-LQFP 0 to 70
LTC1287CI 3V Single Chip 12-Bit Data Acquisition System
LTC1287CCN 3V Single Chip 12-Bit Data Acquisition System
LTC1287BIJ 3V Single Chip 12-Bit Data Acquisition System
LTC1287BIN 3V Single Chip 12-Bit Data Acquisition System
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC1287-4ISW 制造商:Linear Technology 功能描述:
LTC1287BCN8 功能描述:IC DATA ACQ SYS 12BIT 3V 8-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤
LTC1287BCN8#PBF 功能描述:IC DATA ACQ SYS 12BIT 3V 8-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤
LTC1287CCN8 功能描述:IC DATA ACQ SYS 12BIT 3V 8-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤
LTC1287CCN8#PBF 功能描述:IC DATA ACQ SYS 12BIT 3V 8-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤