- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377739 > LTC1289CIJ (LINEAR TECHNOLOGY CORP) 3 Volt Single Chip 12-Bit Data Acquisition System PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC1289CIJ |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | 3 Volt Single Chip 12-Bit Data Acquisition System |
| 中文描述： | 8-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20 |
| 封裝： | 0.300 INCH, CERDIP-20 |
| 文件頁(yè)數(shù)： | 20/28頁(yè) |
| 文件大小： | 487K |
| 代理商： | LTC1289CIJ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
20
LTC1289
U
S
A
O
PPLICATI
IU
U
Figure 15. Adequate Reference Settling
HORIZONTAL: 1
μ
s/DIV
V
2. It is recommended that REF
–
input be tied directly to
the analog ground plane. If REF
–
is biased at a voltage
other than ground, the voltage must not change during
a conversion cycle. This voltage must also be free of
noise and ripple with respect to analog ground.
6. Reduced Reference Operation
The effective resolution of the LTC1289 can be increased by
reducing the input span of the converter. The LTC1289
exhibits good linearity and gain over a wide range of
reference voltages (see typical curves of Linearity and Gain
Error vs Reference Voltage). However, care must be taken
when operating at low values of V
REF
because of the reduced
LSB step size and the resulting higher accuracy requirement
placed on the converter. The following factors must be
considered when operating at low V
REF
values:
1. Offset
2. Noise
Offset with Reduced V
REF
The offset of the LTC1289 has a larger effect on the output
code when the A/D is operated with reduced reference
voltage. The offset (which is typically a fixed voltage)
becomes a larger fraction of an LSB as the size of the LSB is
reduced. The typical curve of Unadjusted Offset Error vs
Reference Voltage shows how offset in LSBs is related to
reference voltage for a typical value of V
OS
. For example, a
V
OS
of 0.1mV which is 0.2LSB with a 2.5V reference
becomes 0.4LSB with a 1.25V reference. If this offset is
unacceptable, it can be corrected digitally by the receiving
system or by offsetting the “–” input to the LTC1289.
Noise with Reduced V
REF
The total input referred noise of the LTC1289 can be reduced
to approximately 200
μ
V peak-to-peak using a ground plane,
good bypassing, good layout techniques and minimizing
noise on the reference inputs. This noise is insignificant with
a 2.5V reference but will become a larger fraction of an LSB
as the size of the LSB is reduced. The typical curve of Noise
Error vs Reference Voltage shows the LSB contribution of
this 200
μ
V of noise.
For operation with a 2.5 reference, the 200
μ
V noise is only
0.32LSB peak-to-peak. In this case, the LTC1289 noise will
contribute virtually no uncertainty to the output code. How-
ever, for reduced references, the noise may become a
significant fraction of an LSB and cause undesirable jitter in
the output code. For example, with a 1.25V reference, this
same 200
μ
V noise is 0.64LSB peak-to-peak. This will re-
duce the range of input voltages over which a stable output
code can be achieved by 0.64LSB. In this case averaging
readings may be necessary.
This noise data was taken in a very clean setup. Any setup
induced noise (noise or ripple on V
CC
, V
REF
, V
IN
or V
–
) will
add to the internal noise. The lower the reference voltage to
be used, the more critical it becomes to have a clean, noise-
free setup.
Figure 16. Poor Reference Settling Can Cause A/D Errors
HORIZONTAL: 1
μ
s/DIV
V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1289CIN | 3 Volt Single Chip 12-Bit Data Acquisition System |
| LTC1290DISW | Single Chip 12-Bit Data Acquisition System |
| LTC1290DIJ | Single Chip 12-Bit Data Acquisition System |
| LTC1290DIN | Single Chip 12-Bit Data Acquisition System |
| LTC1290DM | Single Chip 12-Bit Data Acquisition System |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1290BCJ | 制造商:Linear Technology 功能描述:ADC Single SAR 50ksps 12-bit Serial 20-Pin CDIP |
| LTC1290BCN | 功能描述:IC DATA ACQ SYS 12BIT 20-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| LTC1290BCN#PBF | 功能描述:IC DATA ACQ SYS 12BIT 20-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| LTC1290BCSW | 功能描述:IC DATA ACQ SYS 12BIT 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| LTC1290BCSW#PBF | 功能描述:IC DATA ACQ SYS 12BIT 20-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。