參數(shù)資料
型號: LTC1291CM
廠商: Linear Technology Corporation
英文描述: Single Chip 12-Bit Data Acquisition System
中文描述: 單芯片12位數(shù)據(jù)采集系統(tǒng)
文件頁數(shù): 12/20頁
文件大?。?/td> 376K
代理商: LTC1291CM
12
LTC1291
STAA
$102A
LOAD DUMMY DIN INTO SPI,
START SCK
CHECK SPI STATUS REG
CHECK IF TRANSFER IS DONE
D0 GOES HIGH (CS GOES HIGH)
LOAD LTC1291 LSBs IN ACC
STORE LSBs IN $63
WAIT3 LDAA
$1029
WAIT3
$08,X#$01
$102A
$63
BPL
BSET
LDAA
STAA
JMP
LOOP
START NEXT CONVERSION
Interfacing to the Parallel Port of the Intel 8051 Family
The Intel 8051 has been chosen to show the interface
between the LTC1291 and parallel port microprocessors.
Usually the signals CS, D
IN
and CLK are generated on three
port lines and the D
OUT
signal is read on a fourth port line.
LDAA
$1029
WAIT1
$51
$102A
$1029
WAIT2
$102A
$62
$52
CHECK SPI STATUS REG
CHECK IF TRANSFER IS DONE
LOAD DIN INTO ACC A FROM $51
LOAD DIN INTO SPI, START SCK
CHECK SPI STATUS REG
CHECK IF TRANSFER IS DONE
LOAD LTC1291 MSBs INTO ACC A
STORE MSBs IN $62
LOAD DUMMY DIN INTO ACC A
FROM $52
WAIT1 BPL
LDAA
STAA
WAIT2 LDAA
BPL
LDAA
STAA
LDAA
LABEL MNEMONIC
OPERAND
COMMENTS
LABEL MNEMONIC
OPERAND
COMMENTS
Timing Diagram for Interface to Intel 8051
Hardware and Software Interface to Intel 8051
LTC1291 AI09
DOUT FROM LTC1291 STORED IN 8051 RAM
MSB
0
0
0
0
B0
B2
B3
B1
B10
B11
LSB
R2
R1
B9
B8
B7
B6
B5
B4
CLK
D
OUT
CS
ANALOG
INPUTS
P1.4
P1.3
8051
D
IN
P1.2
MUX ADDRESS
A/D RESULT
LTC1291
CH0
CH1
This works very well. One can save a line by tying the D
IN
and D
OUT
lines together. The 8051 first sends the start bit
and MUX Address to the LTC1291 over the line connected
to P1.2. Then P1.2 is reconfigured as an input and the 8051
reads back the 12-bit A/D result over the same data line.
CS
CLK
DATA
(D
IN
/D
OUT
)
LTC1291 AI08
1
3
2
4
5
PS BIT LATCHED
INTO LTC1291
8051 P1.2 OUTPUT DATA
TO LTC1291
8051 P1.2 RECONFIGURED
AS INPUT AFTER THE 5TH RISING
CLK BEFORE THE 5TH FALLING CLK
LTC1291 SENDS A/D RESULT
BACK TO 8051 P1.2
LTC1291 TAKES CONTROL OF DATA
LINE ON 5TH FALLING CLK
START
B11
SGL/
DIFF
ODD/
SIGN
MSBF
PS
B10 B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
U
S
A
O
PPLICATI
U
U
相關(guān)PDF資料
PDF描述
LTC1291DC Single Chip 12-Bit Data Acquisition System
LTC1291DI Single Chip 12-Bit Data Acquisition System
LTC1291DIN8 Single Chip 12-Bit Data Acquisition System
LTC1291DM Single Channel Codec W/Hybrid Op Amps & Speaker Driver 48-LQFP -40 to 85
LTC1291DMJ8 RF/Coaxial Connector; RF Coax Type:BNC; Contact Termination:Crimp; Body Style:Straight Plug; RG Cable Type:Belden 1505A RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC1291DCN8 功能描述:IC DATA ACQ SYSTEM 12BIT 8-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP(6x6) 包裝:托盤
LTC1291DCN8#PBF 功能描述:IC DATA ACQ SYSTEM 12BIT 8-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓模塊:Data Converter Basics 標準包裝:1 系列:- 類型:電機控制 分辨率(位):12 b 采樣率(每秒):1M 數(shù)據(jù)接口:串行,并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V,4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應商設備封裝:100-TQFP(14x14) 包裝:剪切帶 (CT) 其它名稱:296-18373-1
LTC1291DMJ8/883 制造商:Linear Technology 功能描述:ADC Single SAR 54ksps 12-bit Serial 8-Pin CDIP 制造商:Linear Technology 功能描述:Single ADC SAR 54ksps 12-bit Serial 8-Pin CDIP
LTC1292BCJ8 制造商:Linear Technology 功能描述:ADC Single SAR 60ksps 12-bit Serial 8-Pin CDIP
LTC1292BCN8 功能描述:IC DATA ACQ SYSTEM 12BIT 8-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP(6x6) 包裝:托盤