參數(shù)資料
型號(hào): LTC1292DIN8#PBF
廠(chǎng)商: Linear Technology
文件頁(yè)數(shù): 8/24頁(yè)
文件大?。?/td> 0K
描述: IC DATA ACQ SYSTEM 12BIT 8-DIP
標(biāo)準(zhǔn)包裝: 50
類(lèi)型: 數(shù)據(jù)采集系統(tǒng)(DAS)
分辨率(位): 12 b
采樣率(每秒): 60k
數(shù)據(jù)接口: 串行,并聯(lián)
電壓電源: 單電源
電源電壓: 5V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 通孔
封裝/外殼: 8-DIP(0.300",7.62mm)
供應(yīng)商設(shè)備封裝: 8-PDIP
包裝: 管件
16
LTC1292/LTC1297
12927fb
Figure 12. “+” and “–” Input Settling Windows for the LTC1297
“–” input voltage be free of noise and settle completely
during the first CLK cycle of the conversion. Minimizing
RSOURCE– and C2 will improve settling time. If large “–”
input source resistance must be used the time can be
extended by using a slower CLK frequency. At the maximum
CLK frequency of 1MHz, RSOURCE– < 250and C2 < 20pF
will provide adequate settling.
Input Op Amps
When driving the analog inputs with an op amp it is
important that the op amp settles within the allowed time
(see Figures 11a, 11b, 11c and 12). Again the “+” and “–
” input sampling times can be extended as described
above to accommodate slower op amps. Most op amps
including the LT1797 and LT1677 single supply op amps
can be made to settle well even with the minimum settling
windows of 3.0
s for the LTC1292 or 6.0s for the
LTC1297 (“+” input) and 1
s (“–” input) that occurs at the
maximum clock rate of 1MHz. Figures 13 and 14 show
examples of both adequate and poor op amp settling.
VERTICAL:
5mV/DIV
HORIZONTAL: 500ns/DIV
HORIZONTAL: 20
s/DIV
Figure 13. Adequate Settling of Op Amp Driving Analog Input
VERTICAL:
5mV/DIV
Figure 14. Poor Op Amp Settling Can Cause A/D Errors
U
S
A
O
PPLICATI
WU
U
I FOR ATIO
DOUT
CLK
B11
HI-Z
B10
LTC1292/7 F12
CS
1ST BIT TEST (–) INPUT MUST
SETTLE DURING THIS TIME
tWHCS
tSMPL
(+) INPUT MUST SETTLE
DURING THIS TIME
(+) INPUT
(–) INPUT
tsuCS
相關(guān)PDF資料
PDF描述
VE-B1V-IU-F4 CONVERTER MOD DC/DC 5.8V 200W
MS27497E18A66PA CONN RCPT 66POS WALL MNT W/PINS
V375B24M300BG2 CONVERTER MOD DC/DC 24V 300W
VE-B1M-IU-F3 CONVERTER MOD DC/DC 10V 200W
MS27484T20F16PB CONN PLUG 16POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC1292DMJ8/883 制造商:Linear Technology 功能描述:Contact Factory, last orders March 30/01
LTC1293BCN 功能描述:IC DATA ACQ SYSTEM 12BIT 16-DIP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專(zhuān)用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類(lèi)型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤(pán)
LTC1293BCN#PBF 功能描述:IC DATA ACQ SYSTEM 12BIT 16-DIP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專(zhuān)用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類(lèi)型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤(pán)
LTC1293BCSW 功能描述:IC DATA ACQ SYSTEM 12BIT 16-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專(zhuān)用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類(lèi)型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤(pán)
LTC1293BCSW#PBF 功能描述:IC DATA ACQ SYSTEM 12BIT 16-SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專(zhuān)用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類(lèi)型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤(pán)