參數資料
型號: LTC1293CCSW#PBF
廠商: Linear Technology
文件頁數: 11/28頁
文件大?。?/td> 0K
描述: IC DATA ACQ SYSTEM 12BIT 16-SOIC
標準包裝: 47
類型: 數據采集系統(tǒng)(DAS),ADC
分辨率(位): 12 b
采樣率(每秒): 46.5k
數據接口: 串行,并聯
電壓電源: 雙 ±
電源電壓: ±5V,5V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 16-SOIC(0.295",7.50mm 寬)
供應商設備封裝: 16-SOIC
包裝: 管件
19
LTC1293/LTC1294/LTC1296
129346fs
U
S
A
O
PPLICATI
WU
U
I FOR ATIO
Source Resistance
The analog inputs of the LTC1293/4/6 look like a 100pF
capacitor (CIN) in series with a 500 resistor (RON). CIN
gets switched between (+) and (–) inputs once during each
conversion cycle. Large external source resistors and
capacitances will slow the settling of the inputs. It is
important that the overall RC time constant is short
enough to allow the analog inputs to settle completely
within the allowed time.
“+” Input Settling
The input capacitor is switched onto the “+” input during
the sample phase (tSMPL, see Figure 8). The sample period
2 1/2 CLK cycles before a conversion starts. The voltage on
the “+” input must settle completely within the sample
period. Minimizing RSOURCE+ and C1 will improve the
settling time. If large “+” input source resistance must be
used, the sample time can be increased by using a slower
CLK frequency. With the minimum possible sample time
of 2.5
s RSOURCE+ < 1.5k
and C1 < 20pF will provide
adequate settling time.
“–” Input Settling
At the end of the sample phase the input capacitor switches
to the “-” input and the conversion starts (see Figure 8).
During the conversion, the “+” input voltage is effectively
“held” by the sample and hold and will not affect the
conversion result. It is critical that the “–” input voltage be
free of noise and settle completely during the first CLK
cycle of the conversion. Minimizing RSOURCE– and C2 will
improve settling time. If large “–” input source resistance
must be used the time can be extended by using a slower
CLK frequency. At the maximum CLK frequency of 1MHz,
RSOURCE– < 250
and C2 < 20pF will provide adequate
settling.
Input Op Amps
When driving the analog inputs with an op amp it is
important that the op amp settles within the allowed time
(see Figure 8). Again the “+” and “–” input sampling times
can be extended as described above to accommodate
slower op amps. Most op amps including the LT1006 and
LT1013 single supply op amps can be made to settle
Figure 8. “+” and “–” Input Settling Windows
DIN
CLK
START
HI-Z
LTC1293 F08
CS
1ST BIT TEST (–) INPUT MUST
SETTLE DURING THIS TIME
tSMPL
(+) INPUT MUST SETTLE DURING THIS TIME
(+) INPUT
(–) INPUT
SGL/
DIFF
MSBF
PS
DOUT
B11
SAMPLE
HOLD
相關PDF資料
PDF描述
MS3102A32-7S CONN RCPT 35POS BOX MNT W/SCKT
LTC1293CCSW IC DATA ACQ SYSTEM 12BIT 16-SOIC
AD7890ANZ-10 IC DAS 12BIT 8CH 24-DIP
LTC1292BCN8#PBF IC DATA ACQ SYSTEM 12BIT 8-DIP
MS27656E19F35SA CONN RCPT 66POS WALL MNT W/SCKT
相關代理商/技術參數
參數描述
LTC1293CMJ/883 制造商:Linear Technology 功能描述:ADC Single SAR 46.5ksps 12-bit Serial 16-Pin CDIP
LTC1293DCJ 制造商:Linear Technology 功能描述:ADC Single SAR 46.5ksps 12-bit Serial 16-Pin CDIP
LTC1293DCN 功能描述:IC DATA ACQ SYSTEM 12BIT 16-DIP RoHS:否 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數據采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數據接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP(6x6) 包裝:托盤
LTC1293DCN#PBF 功能描述:IC DATA ACQ SYSTEM 12BIT 16-DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Data Converter Basics 標準包裝:1 系列:- 類型:電機控制 分辨率(位):12 b 采樣率(每秒):1M 數據接口:串行,并聯 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V,4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應商設備封裝:100-TQFP(14x14) 包裝:剪切帶 (CT) 其它名稱:296-18373-1
LTC1293DCSW 功能描述:IC DATA ACQ SYSTEM 12BIT 16-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數據采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數據接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP(6x6) 包裝:托盤