參數(shù)資料
型號: LTC1294DCN
廠商: LINEAR TECHNOLOGY CORP
元件分類: ADC
英文描述: Single Chip 12-Bit Data Acquisition System
中文描述: 8-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDIP20
封裝: PLASTIC, DIP-20
文件頁數(shù): 20/28頁
文件大小: 494K
代理商: LTC1294DCN
20
LTC1293/LTC1294/LTC1296
U
S
A
O
PPLICATI
U
U
Figure 11. RC Input Filtering
R
FILTER
V
IN
C
FILTER
LTC1293 F11
LTC1293/4/6
"+"
"–"
I
IDC
within the minimum settling windows of 2.5
μ
s (“+” input)
and 1
μ
s(“–” input) that occurs at the maximum clock rate
of 1MHz. Figures 9 and 10 show examples of adequate
and poor op amp settling.
RC Input Filtering
It is possible to filter the inputs with an RC network as
shown in Figure 11. For large values of C
F
(e.g., 1
μ
F) the
capacitive input switching currents are averaged into a net
DC current. A filter should be chosen with a small resistor
and large capacitor to prevent DC drops across the resis-
tor. The magnitude of the DC current is approximately I
DC
= 100pF
×
V
IN
/t
CYC
and is roughly proportional to V
IN
.
When running at the minimum cycle time of 21.5
μ
s, the
input current equals 23
μ
A at V
IN
= 5V. Here a filter resistor
of 5
will cause 0.1LSB of full-scale error. If a larger filter
resistor must be used, errors can be reduced by increasing
the cycle time as shown in the typical performance char-
acteristic curve Maximum Filter Resistor vs Cycle Time.
Input Leakage Current
Input leakage currents also can create errors if the source
resistance gets too large. For example, the maximum input
leakage specification of 1
μ
A (at 125
°
C) flowing through a
source resistance of 1k
will cause a voltage drop of 1mV
or 0.8LSB. This error will be much reduced at lower
temperatures because leakage drops rapidly (see typical
performance characteristic curve Input Channel Leakage
Current vs Temperature).
SAMPLE AND HOLD
Single-Ended Input
The LTC1293/4/6 provides a built-in sample and hold
(S&H) function for all signals acquired in the single-ended
mode (COM pin grounded). The sample and hold allows
the LTC1293/4/6 to convert rapidly varying signals (see
typical performance characteristic curve of S&H Acquisi-
tion Time vs Source Resistance). The input voltage is
sampled during the t
SMPL
time as shown in Figure 8. The
sampling interval begins as the bit preceding the MSBF bit
is shifted in and continues until the falling edge of the PS
bit is received. On this falling edge the S&H goes into the
hold mode and the conversion begins.
Differential Input
With a differential input the A/D no longer converts a
single voltage but converts the difference between two
voltages. The voltage on the selected “+” input is sampled
and held and can be rapidly time varying. The voltage on
the “–” pin must remain constant and be free of noise and
ripple throughout the conversion time. Otherwise the
differencing operation will not be done accurately. The
conversion time is 12 CLK cycles. Therefore a change in
the –IN input voltage during this interval can cause con-
version errors. For a sinusoidal voltage on the –IN input
this error would be:
(
V
f
V
f
ERROR MAX
PEAK
CLK
(
)
(–)
=
π
)
2
12
Where f
(–)
is the frequency of the “–” input voltage, V
PEAK
is its peak amplitude and f
CLK
is the frequency of the CLK.
HORIZONTAL: 20
μ
s/DIV
HORIZONTAL: 500ns/DIV
Figure 9. Adequate Settling of Op Amp Driving Analog Input
Figure 10. Poor Op Amp Settling Can Cause A/D Errors
V
V
相關PDF資料
PDF描述
LTC1294DCS Single Chip 12-Bit Data Acquisition System
LTC1294DI Quad, Micropower, LinCMOS(TM) Comparator 14-SOIC
LTC1294DIJ Single Chip 12-Bit Data Acquisition System
LTC1294DIN Quad, Micropower, LinCMOS(TM) Comparator 14-PDIP
LTC1294DM Single Chip 12-Bit Data Acquisition System
相關代理商/技術參數(shù)
參數(shù)描述
LTC1294DCN#PBF 功能描述:IC DATA ACQ SYST 12-BIT 20DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Data Converter Basics 標準包裝:1 系列:- 類型:電機控制 分辨率(位):12 b 采樣率(每秒):1M 數(shù)據(jù)接口:串行,并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V,4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應商設備封裝:100-TQFP(14x14) 包裝:剪切帶 (CT) 其它名稱:296-18373-1
LTC1294DCSW 功能描述:IC DATA ACQ SYSTEM 12BIT 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP(6x6) 包裝:托盤
LTC1294DCSW#PBF 功能描述:IC DATA ACQ SYSTEM 12BIT 20-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Data Converter Basics 標準包裝:1 系列:- 類型:電機控制 分辨率(位):12 b 采樣率(每秒):1M 數(shù)據(jù)接口:串行,并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V,4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應商設備封裝:100-TQFP(14x14) 包裝:剪切帶 (CT) 其它名稱:296-18373-1
LTC1294DCSW#TR 功能描述:IC DATA ACQ SYS 12BIT 5V 20SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP(6x6) 包裝:托盤
LTC1294DCSW#TRPBF 功能描述:IC DATA ACQ SYSTEM 12BIT 20-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP(6x6) 包裝:托盤