參數(shù)資料
型號(hào): LTC1402C
廠商: Linear Technology Corporation
英文描述: Serial 12-Bit, 2.2Msps Sampling ADC with Shutdown
中文描述: 串行12位,2.2Msps采樣ADC,帶有關(guān)斷
文件頁(yè)數(shù): 14/20頁(yè)
文件大?。?/td> 251K
代理商: LTC1402C
14
LTC1402
Low impedance analog and digital power supply common
returns are essential to low noise operation of the ADC and
the foil width for these tracks should be as wide as
possible. The traces connecting the pins and bypass
capacitors must be kept short and should be made as wide
as possible.
The LTC1402 has differential inputs to minimize noise
coupling. Common mode noise on the A
IN+
and A
IN–
leads
will be rejected by the input CMRR. The A
IN–
input can be
used as a ground sense for the A
IN+
input; the LTC1402 will
hold and convert the difference voltage between A
IN+
and
A
IN–
. The leads to A
IN+
(Pin 3) and A
IN–
(Pin 4) should be
kept as short as possible. In applications where this is not
possible, the A
IN+
and A
IN–
traces should be run side-by-
side to cancel noise coupling.
SUPPLY BYPASSING
High quality, low series resistance 10
μ
F ceramic bypass
capacitors should be used at the V
DD
and V
REF
pins.
Surface mount ceramic capacitors such as Murata
GRM235Y5V106Z016 provide excellent bypassing in a
small board space. Alternatively, 10
μ
F tantalum capaci-
tors in parallel with 0.1
μ
F ceramic capacitors can be used.
Bypass capacitors must be located as close to the pins as
possible. The traces connecting the pins and the bypass
capacitors must be kept short and should be made as wide
as possible.
POWER-DOWN MODES
Upon power-up, the LTC1402 is initialized to the active
state and is ready for conversion. The Nap and Sleep Mode
waveforms show the power-down modes for the LTC1402.
APPLICATIO
S I
N
FOR
ATIO
U
D
OUT
is binary with 1LSB = FS/4096 = 4.096V/4096 =
1.0mV. In applications where absolute accuracy is impor-
tant, offset and full-scale errors can be adjusted to zero.
Offset error must be adjusted before full-scale error. In
Figure 9b, zero offset is achieved by adjusting the offset
applied to the A
IN–
input. For zero offset error apply
–0.5mV (i.e., –0.5LSB) to A
IN+
and adjust the offset at the
A
IN–
input using R8 until the output code flickers between
0000 0000 0000 and 0000 0000 0001. For full-scale ad-
justment in Figures 9a and 9b, apply an input voltage of
2.0465V (FS – 1.5LSBs) to A
IN+
and adjust R5 until the
output code flickers between 1111 1111 1110 and 1111
1111 1111.
W
U
BOARD LAYOUT AND BYPASSING
Wire wrap boards are not recommended for high resolu-
tion and/or high speed A/D converters. To obtain the best
performance from the LTC1402, a printed circuit board
with ground plane is required. Layout for the printed
circuit board should ensure that digital and analog signal
lines are separated as much as possible. In particular, care
should be taken not to run any digital track alongside an
analog signal track.
An analog ground plane separate from the logic system
ground should be established under and around the ADC.
Pin 2 (AGND1), Pin 6 (AGND2), Pin 13 (DGND) and all
other analog grounds should be connected directly to an
analog ground plane. Pin 9 (OGND) should be connected
near Pin13 (DGND), where the analog ground plane ties to
the logic system ground. The V
REF
bypass capacitor and
the DV
DD
bypass capacitor should also be connected to
this analog ground plane, see Figure 10. No other digital
grounds should be connected to this analog ground plane.
Figure 10. Power Supply Grounding Practice
1402 F10
A
IN+
AGND2
AGND1
V
REF
AV
DD
DV
DD
1
OV
DD
D
OUT
OGND
LTC1402
DIGITAL
SYSTEM
SYSTEM
GROUND
10
μ
F
10
μ
F
ANALOG
INPUT
CIRCUITRY
6
14
5
4
12
13
9
10
12
3V TO 5V
DGND
3
A
IN–
V
SS
2
ANALOG GROUND PLANE
10
μ
F
+
相關(guān)PDF資料
PDF描述
LTC1402I 10-Bit Bus-Interface D-Type Latches With 3-State Outputs 24-PDIP 0 to 70
LTC1402IGN Serial 12-Bit, 2.2Msps Sampling ADC with Shutdown
LTC1403ACMSE RB Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 24V; Output Voltage (Vdc): 09V; Power: 1W; Low Cost 1W Converter; Power Sharing on Dual Output Version; Industry Standard Pinout; 1kVDC & 2kVDC Isolation Options; Optional Continuous Short Circuit Protected; UL94V-0 Package Material; Efficiency to 85%
LTC1403IMSE MB 61C 61#20 PIN PLUG
LTC1403CMSE Serial 12-Bit/14-Bit, 2.8Msps Sampling ADCs with Shutdown
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC1402CGN 功能描述:IC ADC 12BIT 2.2MSPS SHDN 16SSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端,單極
LTC1402CGN#PBF 功能描述:IC ADC 12BIT 2.2MSPS SHDN 16SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(pán)(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:8 個(gè)單端,單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱(chēng):296-25851-6
LTC1402CGN#TR 功能描述:IC ADC 12BIT 2.2MSPS SHDN 16SSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端,單極
LTC1402CGN#TRPBF 功能描述:IC ADC 12BIT 2.2MSPS SHDN 16SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端,單極
LTC1402CGNPBF 制造商:Linear Technology 功能描述:ADC,LTC1402 12bit 2.2MSPS SPI SSOP