- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄10298 > LTC1404IS8#TR (Linear Technology)IC ADC 12BIT 600KSPS SHTDN 8SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC1404IS8#TR |
| 廠(chǎng)商： | Linear Technology |
| 文件頁(yè)數(shù)： | 8/24頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 600KSPS SHTDN 8SOIC |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 600k |
| 數(shù)據(jù)接口： | MICROWIRE?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 160mW |
| 電壓電源： | 雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類(lèi)型： | 1 個(gè)單端，單極；1 個(gè)單端，雙極 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
16
LTC1404
1404fa
APPLICATIONS INFORMATION
WU
U
inputs must be within 500mV of the supply rails). In Sleep
mode, power consumption is reduced to 60
W by cutting
off power to all internal circuitry including the reference.
Figure 12 illustrates power-down modes for the LTC1404.
The chip enters Nap mode by keeping the CLK signal low
and pulsing the CONV signal twice. For Sleep mode
operation, the CONV signal should be pulsed four times
while CLK is kept low. Nap and Sleep modes are activated
on the falling edge of the CONV pulse.
The LTC1404 returns to active mode easily. The rising
edge of CLK wakes up the LTC1404. From Nap mode,
wake-up occurs within 350ns. During the transition from
Sleep mode to active mode, the VREF voltage ramp-up time
is a function of its loading conditions. With a 10
F bypass
capacitor, the wake-up time from Sleep mode is typically
2.5ms. A REFRDY signal is activated once the reference
has settled and is ready for an A/D conversion. This
REFRDY bit is sent to the DOUT pin as the first bit followed
by the 12-bit data word (refer to Figure 13). To save power
during wake-up from Sleep mode, the chip is designed to
enter Nap mode automatically until the reference is ready.
Once REFRDY goes high, the comparator powers up
immediately and is ready for a conversion. During the Nap
interval, any attempt to perform an analog-to-digital con-
version will result in an all-zero output code, including the
REFRDY bit. If no conversion is attempted, the DOUT pin
remains in a high impedance state. If the ADC wakes from
Sleep mode, this can be determined by monitoring the
state of the REFRDY bit at the DOUT pin.
DIGITAL INTERFACE
The digital interface requires only three digital lines. CLK
and CONV are both inputs, and the DOUT output provides
the conversion result in serial form.
Figure 13 shows the digital timing diagram of the LTC1404
during the A/D conversion. The CONV rising edge starts
the conversion. Once initiated, it can not be restarted until
the conversion is completed. If the time from CONV signal
to CLK rising edge is less than t2, the digital output will be
delayed by one clock cycle.
The digital output data is updated on the rising edge of the
CLK line. The digital output data consists of a REFRDY bit
followed by a valid 12-bit data word. DOUT data should be
captured by the receiving system on the rising CLK edge.
Data remains valid for a minimum time of t10 after the
rising CLK edge to allow capture to occur.
Figure 12. Nap Mode and Sleep Mode Waveforms
CLK
CONV
NAP
SLEEP
VREF
t1
t11
REFRDY
Hi-Z
ALL ZERO
REFRDY BIT +12-BIT
DATA WORD
REFRDY = 0
DOUT
NOTE: NAP AND SLEEP ARE INTERNAL SIGNALS.
REFRDY APPEARS AS THE FIRST BIT IN THE DOUT WORD
10
11
1
1404 F12
REFRDY BIT
+12-BIT
DATA WORD
REFRDY = 1
t11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27505E25B35AA | CONN HSG RCPT 128POS BOX MT PIN |
| VE-B3L-MY | CONVERTER MOD DC/DC 28V 50W |
| D38999/20JE6PNLC | CONN HSG RCPT 6POS WALL MT PINS |
| VE-B3J-MY | CONVERTER MOD DC/DC 36V 50W |
| AAA7FZ | CONN PLUG FEMALE 7PIN SILVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1405CGN | 功能描述:IC ADC 12BIT 5MSPS SAMPLE 28SSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極 |
| LTC1405CGN#PBF | 功能描述:IC ADC 12BIT 5MSPS SAMPLE 28SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6 |
| LTC1405CGN#TR | 功能描述:IC ADC 12BIT 5MSPS SAMPLE 28SSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極 |
| LTC1405CGN#TRPBF | 功能描述:IC ADC 12BIT 5MSPS SAMPLE 28SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極 |
| LTC1405IGN | 功能描述:IC ADC 12BIT 5MSPS SAMPLE 28SSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。