參數(shù)資料
型號(hào): LTC1414IGN#PBF
廠商: Linear Technology
文件頁(yè)數(shù): 10/20頁(yè)
文件大小: 0K
描述: IC A/D CONV 14BIT SAMPLNG 28SSOP
標(biāo)準(zhǔn)包裝: 49
位數(shù): 14
采樣率(每秒): 2.2M
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 230mW
電壓電源: 雙 ±
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 28-SSOP(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 28-SSOP
包裝: 管件
輸入數(shù)目和類型: 2 個(gè)單端,雙極;1 個(gè)差分,雙極
18
LTC1414
Digital Interface
The A/D converter has just one control input CONVST.
Data is output on 14-bit parallel bus. An additional output
BUSY indicates the converter status.
DIGITAL OUTPUTS
The parallel digital outputs of the LTC1414 are designed to
interface to TTL and CMOS logic. The output data is two’s
complement coded.
The output drivers have a separate power pin (OVDD) and
ground pin (OGND). This allows relatively noisy output
ground and the output supply bypass ground to be sepa-
rated from the other ADC grounds. Additionally, the OVDD
pin may be driven by the supply of the logic that is being
driven. For example, the OVDD supply may be 3V while
LTC1414 DVDD and AVDD pins are 5V, allowing 3V logic to
be driven directly.
Care should be taken to not load the digital outputs with
excessive capacitance. Large capacitive loads result in
large charging currents which can cause conversion er-
rors. It is recommended that the capacitive loading is kept
under 20pF. If it is not possible to keep the capacitance
low, a buffer or latch may be used to isolate the LTC1414
from the capacitive load.
Timing and Control
The conversion start is controlled by the CONVST input.
The falling edge of CONVST will start a conversion. Once
initiated, it cannot be restarted until the conversion is
complete. Converter status is indicated by the BUSY
output. BUSY is low during a conversion.
APPLICATIONS INFORMATION
WU
U
The output data is updated at the end of the conversion as
BUSY rises. Output data is updated coincident with the
rising edge of BUSY. Data will be valid, and can be latched,
20ns after the rising edge of BUSY. Valid data can also be
latched with the falling edge of BUSY or with the rising
edge of CONVST. In the latter two cases the data latched
will be for the previous conversion.
CONVST Drive Considerations
Timing jitter of the CONVST signal can adversely affect the
noise performance of the LTC1414 when the input signal
contains high slew rate components. The falling edge of
CONVST determines the sampling instant. Any uncer-
tainty in this sampling instant will translate to voltage
noise when a fast changing input signal is being sampled.
For a full amplitude sinusoidal input, the relationship
between timing jitter (tjitter) and SNRj is
SNRj = 20log(1/2π fIN tjitter)
where SNRj is the signal-to-jitter noise ratio.
The internal circuitry of the LTC1414 has been optimized
for ultralow jitter (typically 3ps RMS). The external clock
drive circuitry is equally important and must also have low
jitter to achieve low noise.
Internal Clock
The internal clock is factory trimmed to achieve a typical
conversion time of 330ns and a maximum conversion
time over the full operating temperature range of 400ns.
No external adjustments are required. The guaranteed
maximum acquisition time is 100ns. In addition, a through-
put time (acquisition + conversion) of 454ns and a mini-
mum sampling rate of 2.2Msps is guaranteed.
Figure 17. Timing Diagram
DATA (N – 1)
DB13 TO DB0
CONVST
BUSY
1414 F17
t4
t5
tCONV
t1
t3
t2
DATA N
DB13 TO DB0
DATA (N + 1)
DB13 TO DB0
DATA
相關(guān)PDF資料
PDF描述
IDT7200L35TP IC MEM FIFO 256X9 35NS 28-PDIP
LTC2858IMS-1#TRPBF IC TXRX RS485/RS422 10-MSOP
LTC2852IDD#TRPBF IC TXRX RS485/RS422 10-DFN
VI-J3D-MW-B1 CONVERTER MOD DC/DC 85V 100W
LTC2376IDE-18#TRPBF IC ADC 18BIT 250KSPS 16-DFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC1415CG 功能描述:IC A/D CONV 12BIT SAMPLNG 28SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
LTC1415CG#PBF 功能描述:IC A/D CONV 12BIT SAMPLNG 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
LTC1415CG#TR 功能描述:IC ADC 12BIT 1.25MSPS SMP 28SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
LTC1415CG#TRPBF 功能描述:IC A/D CONV 12BIT SAMPLNG 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
LTC1415CSW 功能描述:IC A/D CONV 12BIT SAMPLNG 28SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極