參數(shù)資料
型號(hào): LTC1429CS8-4
廠商: LINEAR TECHNOLOGY CORP
元件分類(lèi): 穩(wěn)壓器
英文描述: Clock-Synchronized Switched Capacitor Regulated Voltage Inverter
中文描述: SWITCHED CAPACITOR REGULATOR, 700 kHz SWITCHING FREQ-MAX, PDSO8
封裝: 0.150 INCH, PLASTIC, SO-8
文件頁(yè)數(shù): 8/12頁(yè)
文件大?。?/td> 275K
代理商: LTC1429CS8-4
8
LTC1429
APPLICATIO
S I
FOR
ATIO
U
the clock pulse finishes. When this happens, the compara-
tor will allow a few complete pulses through, then over-
correct and disable the charge pump until the output
drops below the set point. Under these conditions, the
output will remain in regulation, but the output ripple will
increase as the comparator “hunts” for the correct value.
To help prevent this from happening, an external capacitor
can be connected from ADJ (or COMP for fixed output
parts) to ground to compensate for external parasitics and
increase the regulation loop bandwidth (Figure 5). This
sounds counter-intuitive until we remember that the inter-
nal reference is generated with respect to OUT, not ground.
The feedback loop actually sees ground as its “output”;
thus the compensation capacitor should be connected
across the “top” of the resistor divider from ADJ (or
COMP) to ground. By the same token, avoid adding
capacitance between ADJ (or COMP) and V
OUT
; this will
slow down the feedback loop and increase output ripple.
A 1000pF capacitor from ADJ or COMP to ground will
compensate the loop properly under most conditions.
W
U
U
current. The clock signal should have a duty cycle between
40% and 60% for proper regulation loop performance.
The LTC 1429 can be shut down by stopping the clock. An
internal circuit monitors the time between clock edges at
the SYNC/SD pin. If a 10
μ
s period elapses without a rising
or falling edge, LTC1429 assumes the clock has stopped
and goes into shutdown mode and the quiescent current
drops to below 1
μ
A. The next clock edge at the SYNC/SD
pin will reawaken the LTC1429. At clock frequencies
below 50kHz (50% duty cycle) the LTC1429 may enter
shutdown mode briefly during each clock cycle causing
erratic operation. Minimum operating frequency should
be kept above 60kHz (above 100kHz with V
CC
> 5) to
prevent this from happening.
Radiation from the clock signal at the SYNC/SD pin can
interfere with the feedback node at the ADJ/COMP pin
causing errors in the output voltage. The clock line should
be routed away from the circuitry at the ADJ/COMP pin
and should be shielded with a ground plane or with coaxial
cable. A compensation capacitor from the ADJ/COMP pin
to ground can also help to reduce this effect: 0.001
μ
F is
adequate for most applications.
OUTPUT FILTERING
If extremely low output ripple (<10mV) is required, addi-
tional output filtering is required. Because the LTC1429
uses a high, external control switching frequency, fairly
low value RC or LC networks can be used at the output to
effectively filter the output ripple. With F
SYNC
= 700kHz, a
10
series output resistor and a 3.3
μ
F capacitor will cut
output ripple to below 3mV (see Figure 6). Further reduc-
COMP 1
1.24V
R2
V
OUT
ADJ/COMP
RESISTORS ARE INTERNAL
FOR FIXED OUTPUT PARTS
LTC1429 F05
R1
C
C
1000pF
TO CHARGE
PUMP
REF
+
Figure 5. Regulator Loop Compensation
EXTERNAL CLOCK
The LTC1429 requires an external clock to operate. This
clock signal should be TTL or CMOS compatible and
should be applied to the SYNC/SD pin. The external clock
allows the user to control the frequency at which the
LTC1429 operates, preventing it from interfering with
other frequency-sensitive circuitry. The LTC1429 can be
synchronized to any frequency between 60kHz (100kHz
for V
CC
> 5) and 2MHz. Higher clock frequencies can help
reduce output ripple at the cost of additional quiescent
LTC1429CS8-4
V
CC
SYNC/SD
5V
C1
+
C1
4
1
6
8
5
2
3
OUT
0.1
μ
F
1000pF
3.3
μ
F
10
COMP
LTC1429 F06
GND
+
3.3
μ
F
V
OUT
= –4V
+
0.1
μ
F
F
SYNC
= 700kHz
Figure 6. Output Filter Cuts Ripple Below 3mV
相關(guān)PDF資料
PDF描述
LTC1445 Ultralow Power Quad Comparators with Reference
LTC1443 Dual, Micropower, Push-Pull Outputs, LinCMOS(TM) Voltage Comparator 8-PDIP -40 to 85
LTC1443CN Ultralow Power Quad Comparators with Reference
LTC1443CS Ultralow Power Quad Comparators with Reference
LTC1443IN Ultralow Power Quad Comparators with Reference
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC1430ACGN 功能描述:IC SW REG CNTRLR STEP-DWN 16SSOP RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專(zhuān)用型 系列:- 標(biāo)準(zhǔn)包裝:43 系列:- 應(yīng)用:控制器,Intel VR11 輸入電壓:5 V ~ 12 V 輸出數(shù):1 輸出電壓:0.5 V ~ 1.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:48-QFN(7x7) 包裝:管件
LTC1430ACGN#PBF 功能描述:IC SW REG CNTRLR STEP-DWN 16SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專(zhuān)用型 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:控制器,DSP 輸入電壓:4.5 V ~ 25 V 輸出數(shù):2 輸出電壓:最低可調(diào)至 1.2V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:30-TFSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:30-TSSOP 包裝:帶卷 (TR)
LTC1430ACGN#TR 功能描述:IC REG SW STEPDOWN 5V HP 16-SSOP RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專(zhuān)用型 系列:- 標(biāo)準(zhǔn)包裝:43 系列:- 應(yīng)用:控制器,Intel VR11 輸入電壓:5 V ~ 12 V 輸出數(shù):1 輸出電壓:0.5 V ~ 1.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:48-QFN(7x7) 包裝:管件
LTC1430ACGN#TRPBF 功能描述:IC SW REG CNTRLR STEP-DWN 16SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專(zhuān)用型 系列:- 標(biāo)準(zhǔn)包裝:43 系列:- 應(yīng)用:控制器,Intel VR11 輸入電壓:5 V ~ 12 V 輸出數(shù):1 輸出電壓:0.5 V ~ 1.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:48-QFN(7x7) 包裝:管件
LTC1430ACS 功能描述:IC SW REG CNTRLR STEP-DWN 16SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專(zhuān)用型 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:控制器,DSP 輸入電壓:4.5 V ~ 25 V 輸出數(shù):2 輸出電壓:最低可調(diào)至 1.2V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:30-TFSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:30-TSSOP 包裝:帶卷 (TR)