- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377748 > LTC1450IN (LINEAR TECHNOLOGY CORP) Parallel Input, 12-Bit Rail-to-Rail Micropower DACs in SSOP PDF資料下載
參數(shù)資料
| 型號： | LTC1450IN |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | DAC |
| 英文描述： | Parallel Input, 12-Bit Rail-to-Rail Micropower DACs in SSOP |
| 中文描述： | PARALLEL, WORD INPUT LOADING, 14 us SETTLING TIME, 12-BIT DAC, PDIP24 |
| 封裝： | 0.300 INCH, PLASTIC, DIP-24 |
| 文件頁數(shù)： | 7/16頁 |
| 文件大?。?/td> | 325K |
| 代理商： | LTC1450IN |
7
LTC1450/LTC1450L
PI
FU
CTIO
N
S
U
U
WR (Pin 1):
Write Input (Active Low). Used with CSMSB
and/or CSLSB to load data into the input latches. While WR
and CSMSB and/or CSLSB are held low the enabled input
latches are transparent. The rising edge of WR will latch
data into all input latches.
CSLSB (Pin 2):
Chip Select Least Significant Byte (Active
Low). Used with WR to load data into the eight LSB input
latches. While WR and CSLSB are held low the eight LSB
input latches are transparent. The rising edge will latch
data into the eight LSB input latches. Can be connected to
CSMSB for simultaneous loading of both sets of input
latches on a 12-bit bus.
CSMSB (Pin 3):
Chip Select Most Significant Byte (Active
Low). Used with WR to load data into the four MSB input
latches. While WR and CSMSB are held low the four MSB
input latches are transparent. The rising edge will latch
data into the four MSB input latches. Can be connected to
CSLSB for simultaneous loading of both sets of input
latches on a 12-bit bus.
D0 to D7 (Pins 4 to 11):
Input data for the Least Significant
Byte. Loaded into LSB input latch when WR = 0 and
CSLSB = 0.
D8, D9, D10, D11 (Pins 12, 13, 14, 15):
Input data for the
Most Significant Byte. Loaded into MSB input latch when
WR = 0 and CSMSB = 0. Can be connected to D0 to D3 for
multiplexed operation on an 8-bit bus.
GND (Pin 16):
Ground.
REFLO (Pin 17):
Lower input terminal of the DAC’s inter-
nal resistor string. Typically connected to Analog Ground.
An input code of (000
H
) will connect the positive input of
the output buffer to this end. Can be used to offset the zero
scale above ground.
REFHI (Pin 18):
Upper input terminal of the DAC’s internal
resistor string. Typically connected to REFOUT. An input
code of (FFF
H
) will connect the positive input of the output
buffer to 1LSB from this end.
REFOUT (Pin 19):
Output of the internal 2.048V/1.22V
reference. Typically connected to REFHI to drive internal
DAC resistor string.
V
CC
(Pin 20):
Positive Power Supply Input. 4.5V
≤
V
CC
≤
5.5V (LTC1450) and 2.7V
≤
V
CC
≤
5.5V (LTC1450L).
Requires a bypass capacitor to ground.
V
OUT
(Pin 21):
Buffered DAC Output.
X1/X2 (Pin 22):
Gain Setting Resistor Pin. Connect to GND
for G = 2 or to V
OUT
for G = 1. Should always be tied to a
low impedance source, such as ground or V
OUT
, to ensure
stability of the output buffer when driving capacitive loads.
CLR (Pin 23):
Clear Input (Asynchronous Active Low). A
low on this pin asynchronously resets all internal latches
to 0s.
LDAC (Pin 24):
Load DAC (Asynchronous Active Low).
Used to asynchronously transfer the contents of the input
latches to the DAC latches which updates the output
voltage. The rising edge latches the data into the DAC
latches. If held low the DAC latches are transparent and
data from the input latches will immediately update V
OUT
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1450LCG | Parallel Input, 12-Bit Rail-to-Rail Micropower DACs in SSOP |
| LTC1450LCN | Quad, Micropower, Push-Pull Outputs, LinCMOS(TM) Voltage Comparator 14-TSSOP 0 to 70 |
| LTC1450LIG | Parallel Input, 12-Bit Rail-to-Rail Micropower DACs in SSOP |
| LTC1450LIN | Parallel Input, 12-Bit Rail-to-Rail Micropower DACs in SSOP |
| LTC1450L | Parallel Input, 12-Bit Rail-to-Rail Voltage Output Micropower DACs in SSOP(并行輸入，12位滿幅度微功耗電壓輸出數(shù)模轉(zhuǎn)換器（SSOP封裝）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1450IN#PBF | 功能描述:IC D/A CONV 12BIT R-R PAR 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| LTC1450LCG | 功能描述:IC D/A CONV 12BIT R-R PAR 24SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| LTC1450LCG#PBF | 功能描述:IC D/A CONV 12BIT R-R PAR 24SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| LTC1450LCG#TR | 功能描述:IC DAC 12BIT R-R PAR MPWR 24SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| LTC1450LCG#TRPBF | 功能描述:IC D/A CONV 12BIT R-R PAR 24SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。