- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377753 > LTC1553LCG (LINEAR TECHNOLOGY CORP) Advanced,Self-Calibrating, Precision, Dual Operational Amplifier 8-SOIC -40 to 125 PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC1553LCG |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | Advanced,Self-Calibrating, Precision, Dual Operational Amplifier 8-SOIC -40 to 125 |
| 中文描述： | SWITCHING CONTROLLER, 350 kHz SWITCHING FREQ-MAX, PDSO20 |
| 封裝： | 0.209 INCH, PLASTIC, SSOP-20 |
| 文件頁數(shù)： | 17/20頁 |
| 文件大?。?/td> | 370K |
| 代理商： | LTC1553LCG |
17
LTC1553L
APPLICATIO
S I
FOR
ATIO
U
Table 6 shows the suggested compensation components
for 5V input applications based on the inductor and output
capacitor values. The values were calculated using mul-
tiple paralleled 330
μ
F AVX TPS series surface mount
tantalum capacitors as the output capacitor. The optimum
component values might deviate from the suggested
values slightly because of board layout and operating
condition differences.
An alternate output capacitor is the Sanyo MV-GX series.
Using multiple parallel 1500
μ
F Sanyo MV-GX capacitors
for the output capacitor, Table 7 shows the suggested
compensation component value for a 5V input application
based on the inductor and output capacitor values.
W
U
U
this happens, FAULT will be triggered. Once FAULT is
triggered, G1 and G2 will be forced low immediately and
the LTC1553L will remain in this state until V
CC
power
supply is recycled or OUTEN is toggled.
Table 7. Suggested Compensation Network for 5V Input
Application Using Multiple Paralleled 1500
μ
F SANYO MV-GX
Output Capacitors
L
O
(
μ
H)
1
4500
1
6000
1
9000
2.7
4500
2.7
6000
2.7
9000
5.6
4500
5.6
6000
5.6
9000
C
O
(
μ
F)
R
C
(k
)
4.3
5.6
8.2
11
15
22
24
30
47
C
C
(
μ
F)
0.022
0.0047
0.01
0.01
0.01
0.01
0.01
0.0047
0.0047
C1 (pF)
270
220
150
100
82
56
56
39
27
VID0 to VID4, PWRGD and FAULT
The digital inputs (VID0 to VID4) program the internal DAC
which in turn controls the output voltage. These digital
input controls are intended to be static and are not
designed for high speed switching. Forcing V
OUT
to step
from a high to a low voltage by changing the VID
n
pins
quickly can cause FAULT to trip.
Figure 9 shows the relationship between the V
OUT
voltage,
PWRGD and FAULT. To prevent PWRGD from interrupting
the CPU unnecessarily, the LTC1553L has a built-in t
PWRBAD
delay to prevent noise at the SENSE pin from toggling
PWRGD. The internal time delay is designed to take about
500
μ
s for PWRGD to go low and 1ms for it to recover.
Once PWRGD goes low, the internal circuitry watches for
the output voltage to exceed 115% of the rated voltage. If
RATED V
OUT
V
OUT
15%
5%
–5%
t
PWRBAD
t
PWRGD
t
FAULT
FAULT
PWRGD
1553L F09
Figure 9. PWRGD and FAULT
LAYOUT CONSIDERATIONS
When laying out the printed circuit board, the following
checklist should be used to ensure proper operation of the
LTC1553L. These items are also illustrated graphically in
the layout diagram of Figure 10. The thicker lines show the
high current paths. Note that at 10A current levels or
above, current density in the PC board itself is a serious
concern. Traces carrying high current should be as wide
as possible. For example, a PCB fabricated with 2oz
copper requires a minimum trace width of 0.15
"
to
carry 10A.
1. In general, layout should begin with the location of the
power devices. Be sure to orient the power circuitry so
that a clean power flow path is achieved. Conductor
widths should be maximized and lengths minimized.
After you are satisfied with the power path, the control
circuitry should be laid out. It is much easier to find
routes for the relatively small traces in the control
circuits than it is to find circuitous routes for high
current paths.
2. The GND and SGND pins should be shorted right at the
LTC1553L. This helps to minimize internal ground
disturbances in the LTC1553L and prevents differences
in ground potential from disrupting internal circuit
operation. This connection should then tie into the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1553LCSW | 5-Bit Programmable Synchronous Switching Regulator Controller for Pentium II Processor |
| LTC1556CGN | SIM Power Supply and Level Translator |
| LTC1555IGN | SIM Power Supply and Level Translator |
| LTC1556IGN | SIM Power Supply and Level Translator |
| LTC1555CGN | SIM Power Supply and Level Translator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1553LCG#PBF | 功能描述:IC SW REG CNTRLR 5BIT PROG20SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 標(biāo)準(zhǔn)包裝:43 系列:- 應(yīng)用:控制器，Intel VR11 輸入電壓:5 V ~ 12 V 輸出數(shù):1 輸出電壓:0.5 V ~ 1.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-QFN（7x7） 包裝:管件 |
| LTC1553LCG#TR | 功能描述:IC REG SW CTRLR 5BIT PROG 20SSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 標(biāo)準(zhǔn)包裝:43 系列:- 應(yīng)用:控制器，Intel VR11 輸入電壓:5 V ~ 12 V 輸出數(shù):1 輸出電壓:0.5 V ~ 1.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-QFN（7x7） 包裝:管件 |
| LTC1553LCG#TRPBF | 功能描述:IC SW REG CNTRLR 5BIT PROG20SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 標(biāo)準(zhǔn)包裝:43 系列:- 應(yīng)用:控制器，Intel VR11 輸入電壓:5 V ~ 12 V 輸出數(shù):1 輸出電壓:0.5 V ~ 1.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-QFN（7x7） 包裝:管件 |
| LTC1553LCSW | 功能描述:IC SW REG CNTRLR 5BIT PROG20SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 標(biāo)準(zhǔn)包裝:43 系列:- 應(yīng)用:控制器，Intel VR11 輸入電壓:5 V ~ 12 V 輸出數(shù):1 輸出電壓:0.5 V ~ 1.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-QFN（7x7） 包裝:管件 |
| LTC1553LCSW#PBF | 功能描述:IC SW REG CNTRLR 5BIT PROG20SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。